登录
首页 » VHDL » Verilog很不错的进阶书!看完后对数字模拟集成电路设计有个深入的认识!...

Verilog很不错的进阶书!看完后对数字模拟集成电路设计有个深入的认识!...

于 2022-03-15 发布 文件大小:69.23 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

Verilog很不错的进阶书!看完后对数字模拟集成电路设计有个深入的认识!-This book is very important for a designer who wants to design a great digital circuits!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EGO1快速上手指南v1224
    EGO1快速上手指南,适用于新手进行学习(EGO1 Quick Start Guide)
    2020-12-08 20:29:20下载
    积分:1
  • In the FPGA to achieve the sound card interface, flower, filter comparators, the...
    在FPGA上实现声卡接口,电子琴,滤波比较器,最终实现语音通信 -In the FPGA to achieve the sound card interface, flower, filter comparators, the eventual realization of voice communications
    2022-01-25 20:35:57下载
    积分:1
  • ldpc
    最近在做毕设,ldpc码的编解码实现,这个是verilog实现。(Recently completed the set up to do, ldpc code codec implementation, this is the Verilog implementation.)
    2021-05-14 15:30:02下载
    积分:1
  • 在VHDL上编写了UART通信协议,对于FPGA开发有很大帮助...
    在VHDL上编写了UART通信协议,对于FPGA开发有很大帮助-In VHDL on the preparation of a UART communication protocol, for FPGA development of great help
    2022-01-25 23:42:19下载
    积分:1
  • BCD-counter
    一个2位的BCD码十进制加法计数器电路,输入为时钟信号CLK,进位 输入信号CIN,每个BCD码十进制加法计数器的输出信号为D、C、B、A和进位输出信号COUT,输入时钟信号CLK用固定时钟,进位输入信号CIN. (A 2-bit BCD code decimal adder counter circuit input as the clock signal CLK, a carry input signal CIN, D, C, B, A, and the carry output signal COUT, each BCD code decimal adder counter' s output signal, the input clock signal CLK Fixed clock, binary input signal CIN.)
    2020-10-28 19:29:58下载
    积分:1
  • reader
    实现verilog读写txt文件,从sut.txt从读取数据,进行操作后,写入out.txt(Realize verilog read and write txt file)
    2020-11-15 21:29:41下载
    积分:1
  • Synopsys 帮助文件 version 200205
    Synopsys 帮助文件 version 200205-Synopsys sold version 200205
    2023-08-02 16:20:05下载
    积分:1
  • CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 (MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN)
    2022-01-25 22:02:59下载
    积分:1
  • 016_versat_updown_counter
    说明:  Verilog实现的加减法功能计数器,通过独立的自增自减信号控制计数器进行自增计数和自减计数(Function counter of addition and subtraction implemented by Verilog)
    2019-11-27 23:16:27下载
    积分:1
  • A brief introduction of direct digital frequency synthesis (DD S), the use of DD...
    简单介绍了直接数字频率合成技术(DD S),利用DDS设计任意 波形发生器,其能够产生矩形波、正弦波、三角波、锯齿波等多种波形 -A brief introduction of direct digital frequency synthesis (DD S), the use of DDS design of arbitrary waveform generator, which can produce rectangular wave, sine wave, triangle wave, sawtooth waveform etc.
    2022-04-02 02:31:45下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载