登录
首页 » VHDL » 低功率的可逆逻辑乘8

低功率的可逆逻辑乘8

于 2023-01-29 发布 文件大小:9.58 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

本文提出了一种新颖的可逆乘法器。可逆逻辑可以发挥重要作用

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 61EDA_D888
    基于Verilog HDL出租车计费系统的研制(Based on Verilog HDL Taxi Accounting System)
    2010-01-07 18:30:10下载
    积分:1
  • FPGA programming serial communications, the entire source code. Including the si...
    FPGA编程实现串口通信,源代码全。包括仿真程序。-FPGA programming serial communications, the entire source code. Including the simulation program.
    2022-08-25 19:14:53下载
    积分:1
  • complete with verilog language development USB2.0 IP source code, including docu...
    完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件-complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents
    2022-08-22 09:20:17下载
    积分:1
  • 运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。...
    运用vhdl程序设计语言进行ppm设计,ppm 设计在vhdl语言中非常常用,运用已经越来越广泛。-use vhdl program design language ppm design, vhdl ppm design in a very common language, has become increasingly widespread use.
    2023-06-27 12:15:04下载
    积分:1
  • DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说...
    DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说它的频率转换时间就是频率控制字的传输时间,-DDS frequency conversion can be considered similar to real-time, this is because it is the phase sequence in time is discrete, in the frequency control word change after one clock cycle to go through before a new phase in accordance with the incremental increase, so it can be said of the frequency switching time is the frequency control word transmission time,
    2022-02-13 18:40:44下载
    积分:1
  • modsim仿真必备,可以帮助你解决很多你对软件不熟悉的问题!...
    modsim仿真必备,可以帮助你解决很多你对软件不熟悉的问题!-Simulation modsim necessary, I can help you solve many of the software you are not familiar with the problem!
    2022-04-23 10:16:49下载
    积分:1
  • FPGA_MVB
    此论文想详细阐明了用FPGA做硬件处理,集成SOPC功能实现MVB通讯协议的解决方案,可以运行在alter fpga上面。(This paper expounds in detail the processing to do with FPGA hardware, integrated solutions for SOPC function of the realization of MVB communication protocol, can run in alter FPGA above.)
    2021-01-03 17:58:56下载
    积分:1
  • RANGEN
    2011年全国大学生电子设计竞赛E题“简易数字信号传输性能分析仪”fpga的控制代码,verilog编写;包括了M序列及同步时钟的提取等所有程序。(2011 National Undergraduate Electronic Design Contest E title "Simple digital signal transmission performance analyzer" fpga control code, verilog prepared including the M-sequence and synchronous clock extraction and all other programs.)
    2020-10-27 17:09:59下载
    积分:1
  • ethmac10g_latest.tar
    10G高速以太网mac VERILOG源码 可仿真可实现(10G high speed Ethernet MAC verilog code can be used for synthesis or inplementation)
    2015-08-19 17:39:02下载
    积分:1
  • Tym605V2Demo
    FPGA(赛灵思)试验箱 实验程序 有Audio,Buzzer,key,ledarray,ledseg.......(FPGA(赛灵思)试验箱 实验程序Audio,Buzzer,key,ledarray,ledseg)
    2012-02-11 21:09:19下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载