登录
首页 » VHDL » Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...

Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...

于 2022-03-17 发布 文件大小:865.00 B
0 86
下载积分: 2 下载次数: 1

代码说明:

基于状态图的光电编码器4倍频vhdl程序,输入相位差90度的两相,输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8B_10BENCODER
    基于8B10B的编解码模块的设计,使用verilog HDL语言,具有实用价值。(8B10B encoder)
    2014-05-23 16:39:25下载
    积分:1
  • 这是一个fft的IP核,安装要求为quartus6.0以上。解压安装后可在quartus里例化使用,元件主要为cyclone和stratix,最大支持1024点...
    这是一个fft的IP核,安装要求为quartus6.0以上。解压安装后可在quartus里例化使用,元件主要为cyclone和stratix,最大支持1024点的转换。
    2022-01-28 08:13:42下载
    积分:1
  • FPGA-design-
    FPGA设计的四种常用思想与技巧分享:串并转换设计技巧、流水线设计思想……(FPGA design of four common ideas and techniques)
    2013-05-22 22:55:38下载
    积分:1
  • CAL
    基于BCD码的十进制ALU设计,可实现加减乘除的功能(BCD to decimal ALU based design can achieve the arithmetic function)
    2013-06-30 19:49:34下载
    积分:1
  • 一些例子程序需要的话可以下来看看新手推荐
    一些例子程序需要的话可以下来看看新手推荐-Some examples of procedures can be down if necessary to see novice Recommended
    2023-02-24 02:05:03下载
    积分:1
  • Verilog-communication-source-code
    基于Verilog的串口通信源码 ,实现串口通信功能(Verilog source code based on serial communication)
    2011-10-29 17:21:59下载
    积分:1
  • vhdl um teste com muita coisa interessante ae pra ver
    vhdl um teste com muita coisa interessante ae pra ver
    2023-07-05 20:40:02下载
    积分:1
  • Quartus senior io distribution, manual example
    quartus 中,高级io分配,手动的例子-Quartus senior io distribution, manual example
    2022-07-11 02:00:46下载
    积分:1
  • Chapter11-13
    第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。(Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.)
    2009-11-17 13:57:09下载
    积分:1
  • 异步串行接口电路及数据传输模块设计
    设计要求1) 每帧数据供 10 位,其中 1位启动, 8位数据, 1位 停止。2) 波特率为: 9600 。3) 收发误码率
    2023-09-07 19:10:03下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载