登录
首页 » Verilog » verilog滤波器仿真

verilog滤波器仿真

于 2022-03-18 发布 文件大小:97.38 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

verilog程序仿真滤波器 16阶 运用加法器和乘法器 40KHZ 16位并入并出

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • freq_100M
    用于检测100MHZ频率,带51单片机软核,控制外部液晶显示器以及按键等(Used to detect 100MHZ frequency, with 51 SCM soft core, control of external LCD monitors and buttons, etc.)
    2017-07-28 09:57:56下载
    积分:1
  • ad7606
    AD7606采集代码,用于verilog 驱动 AD7606 adc SPI 串口方式(AD7606 acquisition code, used for Verilog drive AD7606 ADC SPI serial mode)
    2021-05-12 18:30:02下载
    积分:1
  • My_PMSM_SOPC
    基于FPGA的PWM波生成程序,用于控制步进电机。(A PWM wave generater for driving stepper motor.)
    2018-05-07 20:05:05下载
    积分:1
  • DDS
    基于ARM的DDS信号发生器设计,可以产生各种信号的波形,生成所需要的信号,可供实验用(DDS signal generator based on ARM, can produce a variety of signal waveform can be used for experiment)
    2013-03-29 18:49:52下载
    积分:1
  • adder32
    原理图输入法制作的32位加法器。。。。。。。。(adder32)
    2009-12-29 19:32:52下载
    积分:1
  • freq_meter
    FPGA的测频程序,用了D触发器,能测1hz到几百hz(FPGA frequency measurement procedures, using a D flip-flop, can be measured to a few hundred hz 1hz)
    2016-04-03 13:41:48下载
    积分:1
  • stm32adc12路采集DMA
    说明:  adc采集多路采集多通道基于dma的adc采集(ADC acquisition, multi-channel acquisition and multi-channel acquisition)
    2020-06-19 06:20:01下载
    积分:1
  • DW_apb_wdt
    verilog实现watch dog,可直接用于芯片开发中。(erilog realization watchdog, can be directly used for chip development.)
    2020-12-25 16:09:06下载
    积分:1
  • 8 位 CPU vhdl实现(含全部源代码)
    说明:  这是8位CPU的CVDL代码。CPU 的主要功能是执行指令,控制完成计算机的各项操作,包括运算操作、传送操作、输入/输出操作等。作为模型计算机设计,将重点放在寄存器级,采取较简单的组成模式,以尽量简洁的设计帮助学生掌握CPU 的基本原理。 此次设计CPU就是为了了解CPU运行的原理,从而完成从指令系统到CPU的设计,并且通过仿真对CPU设计进行正确性评定。(The main function of CPU is to execute instructions, control and complete various operations of computer, including operation, transfer operation, input / output operation, etc. As a model computer design, it focuses on register level and adopts a simpler composition mode to help students master the basic principles of CPU with a concise design as far as possible. This design of CPU is to understand the principle of CPU operation, so as to complete the design from instruction system to CPU, and evaluate the correctness of CPU design through simulation.)
    2020-12-09 15:49:20下载
    积分:1
  • I2C_code
    与IP核配套的I2C-Master Core,包含了目前主流FPGA芯片的I2C实现,代码包括Altera/Xilinx/OpenCore等公司的VHDL/Verilog/C等。(I2C-Master Core)
    2010-05-22 22:12:26下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载