登录
首页 » VHDL » altera详细使用配置手册,有一定的参考价值,写的比较详细

altera详细使用配置手册,有一定的参考价值,写的比较详细

于 2022-03-20 发布 文件大小:3.46 MB
0 106
下载积分: 2 下载次数: 1

代码说明:

altera详细使用配置手册,有一定的参考价值,写的比较详细-altera in detail the use of manual configuration, has a certain reference value, a more detailed written

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • XilinxFpgaDesignAndTest
    Xilinx fpga 设计培训中文教程,比较好的学习FPGA入门的教程(Xilinx fpga design training for Chinese curricula, better start learning FPGA Tutorial)
    2020-08-13 15:58:30下载
    积分:1
  • gcounter1
    数字钟vhdl实现,在线测试无误,具有闹钟,对表功能(Digital clock vhdl implementation, online testing is correct, with alarm, the table function)
    2013-10-19 22:06:16下载
    积分:1
  • C-V2X-master
    说明:  LTE is an abbreviation for Long Term Evolution.
    2019-06-29 01:08:09下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • Input_filter
    Module for filtering input digital signal
    2015-03-05 16:53:07下载
    积分:1
  • 基于SPWM自治FPGA
    基于FPGA的自治型SPWM波形发生器的设计!正弦脉宽调制(SPWM)技术在以电压源逆变电路为核心的电力电子装置中有着广泛的应用,如何产生SPWM脉冲序列及其实现手段是PWM技术的关键。大家共同探讨哈!-FPGA based SPWM autonomy-based waveform generator design! Sinusoidal pulse width modulation (SPWM) technology in the voltage source inverter circuit as the core of the power electronic devices have a wide range of applications, how to generate SPWM pulse sequence and its implementation means PWM technology is the key. Kazakhstan investigate everyone!
    2023-03-04 10:10:03下载
    积分:1
  • EDA常用双LED显示译码程序,将四位二进制数译码为七位对应于LED7位输入的高低电平信号...
    EDA常用双LED显示译码程序,将四位二进制数译码为七位对应于LED7位输入的高低电平信号-EDA common dual LED display decoding procedure will be four binary decoding for seven LED7 spaces corresponding to the input signal circuits
    2022-06-29 02:03:32下载
    积分:1
  • 4bit-adder_verilog
    4位全加法器的modelsim工程带testbench(Four full-adder modelsim project with testbench)
    2020-08-16 16:38:25下载
    积分:1
  • 华为如何规范软件代码写作,
    为华为内部文件,用于华为内部员工培训,对我们从事科研的人来说,这是个一个非常好的材料,可以学习华为文档管理规范,和代码编写规范。当然了也学习华为如何化繁为简,让员工迅速掌握关键技术。这个一个非常值得学习揣摩的材料
    2023-06-09 07:50:02下载
    积分:1
  • zzlB
    QUARTUSII 9.0 下的三级流水线中值滤波工程,vhdl源程序等。可用于fpga做图像预处理。(the three stage pipeline median filter project under QUARTUSII 9 , VHDL source program. which can be used by FPGA to do image preprocessing. )
    2011-12-21 16:17:41下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载