登录
首页 » VHDL » 利用扫描加记数程序实现百进制,适合VHDL的初学者使用.

利用扫描加记数程序实现百进制,适合VHDL的初学者使用.

于 2022-03-21 发布 文件大小:950.00 B
0 154
下载积分: 2 下载次数: 1

代码说明:

利用扫描加记数程序实现百进制,适合VHDL的初学者使用.-increase in the use of scanning program in mind several hundred 229 and is suitable for beginners to use VHDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • simpleCpu
    relative cpu design implementation
    2013-08-14 21:22:39下载
    积分:1
  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • ROM模块,功能在于,是创建一个简易的rom模块
    ROM模块,功能在于,是创建一个简易的rom模块-rom
    2022-03-31 16:48:46下载
    积分:1
  • 该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。...
    该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。-the program is to achieve the n-bit full adder, first using the door with non-realization of a family- and finally realize the full n-bit adder.
    2022-01-24 17:35:43下载
    积分:1
  • yiweijicunq
    说明:  16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • sdram
    说明:  SDRAM控制,通过VHDL语言编写可运行至133MHz。(SDRAM control, written in VHDL language, can run to 133MHz.)
    2020-02-15 11:52:22下载
    积分:1
  • CCD-color-image-interpolation
    CCD图像的颜色插值算法研究及其FPGA实现方法(Color CCD image interpolation algorithm and its FPGA implementation)
    2021-05-14 18:30:03下载
    积分:1
  • dualportram_vhdl
    采用VHDL硬件描述语言实现的双口径RAM块存储器的初始化(VHDL hardware description language using the dual-caliber RAM block memory initialization)
    2010-06-17 10:22:47下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载