登录
首页 » VHDL » 四VHDL模块的家庭,已经过测试,在ISE8.1通过

四VHDL模块的家庭,已经过测试,在ISE8.1通过

于 2022-03-21 发布 文件大小:13.63 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

四位全家器的VHDL语言模块,已经在ISE8.1上经过测试通过-family of four VHDL modules, has been tested on ISE8.1 through

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ping
    乒乓球游戏,用led灯控制水上乒乓球,选择了控制键进行操作。详细信息请参见自述
    2023-02-19 03:35:03下载
    积分:1
  • Writing-a-VHDL-Testbench
    《编写VHDL测试概述》的英文原版讲述了如何使用VHDL写测试凳程序("Writing VHDL test overview" of the English original to write about how to use VHDL test bench program)
    2014-04-03 21:57:01下载
    积分:1
  • RotaryEncoder
    基于xilinx spartan 3E开发板,通过旋转编码器实现流水灯的左右移动闪烁变换。(Based on the Xilinx Spartan 3E development board, the left and right flicker transformation of the flow lamp is realized by the rotary encoder.)
    2018-02-05 11:37:43下载
    积分:1
  • xapp1248
    说明:  Implementing SMPTE SDI Interfaces with UltraScale GTH Transceivers
    2019-12-06 17:24:49下载
    积分:1
  • steper motor
    stepper motor module on spartan 6 and 24MHz clock fequency
    2019-03-10 15:44:31下载
    积分:1
  • The program is used to establish communication with the pc through serial port....
    The program is used to establish communication with the pc through serial port. It utilses the inbuilt micro controller called as picoblaze for the processing for implementation on spartan 3E
    2022-10-01 11:10:03下载
    积分:1
  • FPGA_Seg7_dsp
    关于VHDL和verilog的数码管显示程序,写的很好,值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)
    2014-08-01 11:00:51下载
    积分:1
  • EDA
    EDA-Verilog 编码原则,初学者必看!-EDA-Verilog coding principles, beginners must-see!
    2022-02-20 01:38:26下载
    积分:1
  • Verilog_Basic
    说明:  Verilog 入门,如果你要很了解Verilog你不用先谖完一本厚厚的书还弄不清楚Verilog到底在干啥事,这份资料有助於快速了斛Verilog(Verilog Basic, If you try very hard to understand verilog by read a thick book, try read this first you will get a quick understanding of verlog.)
    2010-03-19 09:02:22下载
    积分:1
  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载