登录
首页 » VHDL » 用FPGA verilog hdl实现千兆以太网MAC。

用FPGA verilog hdl实现千兆以太网MAC。

于 2022-05-10 发布 文件大小:722.68 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

用FPGA verilog hdl实现千兆以太网MAC。-Using FPGA verilog hdl realize Gigabit Ethernet MAC.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart
    使用FPGA实现UART收发。支持多种波特率。(Using FPGA to achieve UART transceiver.)
    2020-11-07 15:29:50下载
    积分:1
  • uart
    用Verilog HDL,实现的FPGA串口调试程序,已经在硬件上调试成功(With Verilog HDL, FPGA serial debugger implemented in hardware debugging has been successful)
    2015-07-23 15:24:12下载
    积分:1
  • FDDDDRSDRAMP
    一种基于FPGA 实现DDDR SDRAM的控制器 (DDDR SDRAM controller based on FPGA)
    2012-08-29 23:52:53下载
    积分:1
  • C51tou-wen-jian
    是51单片机常用头文件定义,直接调用就可以,包括:1602液晶,12864液晶,5110屏,I2C,UART,精确延时函数,PWM调速,DS1302,DS18B20,,,,,,,(51 microcontroller used header file defines direct call can include: 1602 LCD, 12864 LCD, 5110 screen, I2C, UART, precision delay function PWM speed control, DS1302, DS18B20,,,,,)
    2013-04-15 17:34:22下载
    积分:1
  • liushuideng
    使用430的四系点亮流水灯,内置有时钟函数,函数简单,值得一看(The four lines using 430 lit water lights, built-in clock function, the function is simple, eye-catcher)
    2013-08-31 15:23:06下载
    积分:1
  • VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考
    VHDL 快速参考手册,简要概括了VHDL,非常适合做开发参考-VHDL Quick Reference Guide, a brief summary of VHDL, is well suited to do the development of reference
    2022-06-13 15:47:21下载
    积分:1
  • VHDL出租车计费代码
    该代码实现出租车计费功能,例如起步价为5元,按住相关控件后,每隔五秒,计数将加1,实现类似于开车时计费的功能,当松开按键后,计费也将停止。。。。
    2022-02-14 00:52:30下载
    积分:1
  • Project7_5
    说明:  基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • regheap
    该模块实现一个寄存器堆的操作,其中前16个仅主机能写,规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作,读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
    2009-12-10 15:39:59下载
    积分:1
  • FPGA-design-of-wavelet-filter
    基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
    2016-03-09 11:19:24下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载