登录
首页 » VHDL » 用FPGA verilog hdl实现千兆以太网MAC。

用FPGA verilog hdl实现千兆以太网MAC。

于 2022-05-10 发布 文件大小:722.68 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

用FPGA verilog hdl实现千兆以太网MAC。-Using FPGA verilog hdl realize Gigabit Ethernet MAC.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 巴克内尔Verilog手册
    Bucknell Verilog Manual
    2022-02-02 15:04:14下载
    积分:1
  • 扩跳频通信在QUARTUS7.0开发环境下的VHDL源程序及总体框图实现
    扩跳频通信在QUARTUS7.0开发环境下的VHDL源程序及总体框图实现-Frequency-hopping communication QUARTUS7.0 expanded development environment in the VHDL source code and the achievement of the overall block diagram
    2023-08-17 13:20:04下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • encode_64_66
    自编的64B/66B编码程序,下次上传解码程序。(the 64B/66B coding process is written by myself, i will upload the decoding process next time.)
    2011-08-27 10:38:53下载
    积分:1
  • sram_saa1117verilog
    图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过(Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by)
    2020-07-09 21:58:55下载
    积分:1
  • PWM
    自己编写的verilog语言 PWM实现的一种方法希望有用(verilog PWM)
    2015-04-05 18:23:37下载
    积分:1
  • DDS
    DDS的VHDL源代码,是数字QPSK调制解调中的重要组成部分。(DDS of the VHDL source code, the number of QPSK modulation and demodulation is an important part.)
    2007-12-11 16:26:33下载
    积分:1
  • 此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能...
    此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能-This is a multi-function digital electronic clock VHDL code, has an alarm clock, time adjustable, timing and other functions
    2022-07-16 04:42:00下载
    积分:1
  • lab7_files
    关于Digilent Atlys Spartan-6 FPGA development board audio ac97的讲解及具体应用的源码(Digilent Atlys Spartan-6 FPGA development board audio of ac97' s presentation as well as the specific application' s source code)
    2013-02-01 11:02:38下载
    积分:1
  • 6级流水,verilog实现浮点数的加法,其中浮点数格式符合IEEE754标准...
    6级流水,verilog实现浮点数的加法,其中浮点数格式符合IEEE754标准-6 water, verilog realize the floating point adder, in which floating-point format in line with the IEEE754 standard
    2023-09-01 12:35:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载