登录
首页 » Verilog » 使用fpga基于积分分离的pid算法进行温控的程序

使用fpga基于积分分离的pid算法进行温控的程序

于 2022-03-22 发布 文件大小:3.26 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

使用fpga基于积分分离的pid算法进行温控的程序,经实验证明很稳定-Fpga points based on the use of separate pid process temperature control algorithm, the experiment proved to be stable

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Random_Derandom
    通信中加扰/解扰算法。FPGA源代码,verilogHDL语言实现,包含测试程序。(Perturbation/perturbation algorithm. FPGA source code, verilogHDL language implementation, including test procedures.)
    2020-08-12 13:38:27下载
    积分:1
  • 0001_EPM3064最小系统模块_带JTAG_LED_2mm插针
    EMP3064的开发板板,原理图,verilog例子,板子说明,规格书,全套资料(EMP3064 development board, schematics, Verilog examples, board instructions, specifications, a full set of information)
    2020-12-01 09:29:26下载
    积分:1
  • volt_mea_disp
    本程序是用verilog 编写的模块,用来在lcd1602上显示用tlc549采样的电压值(This program is written in verilog module, used in lcd1602 display with tlc549 sampled voltage value)
    2013-07-26 00:58:35下载
    积分:1
  • Gaussian Random number generator (hardware implemented)
    This is hardware implemented Gaussian random number generator based on the article attached in the folder "Document" The system is based on the Ziggurat Gaussin random algorithm and implemented when I was under-graduate. Although it is not my original system, it is so helpful cause I can acquire a lot of useful skills of verilog programming such as pipeline. It is well simulated on the synthesis tool (ISE14.7) and the printed data can be verified using Matlab which is in the "Document" folder. The testbench fils is tb_Zigg.v, and the top module file is top_Zigg.v Goodlucks~
    2022-03-25 01:29:44下载
    积分:1
  • Micron_SDRAM_DDR2Simulation_model_Verilog
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme(DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.)
    2020-10-29 17:49:57下载
    积分:1
  • pwm_smg_display
    说明:  用三个按键控制pwm输出 key0控制是选着显示/改变频率或占空比 key1控制增加 key2控制减少 数码管显示频率或占空比 频率单位默认Hz(500-20KHz) 占空比范围(0.1-0.9)(Control PWM output with three keys Key0 controls display/change frequency or duty cycle optionally Key1 controls the increase Key2 controls are reduced Digital tube display frequency or duty ratio Frequency unit default Hz (500-20khz) Duty cycle range (0.1-0.9))
    2020-06-17 15:42:35下载
    积分:1
  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • tlc5615
    TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
    2009-04-27 11:59:22下载
    积分:1
  • 数字电压表程序
    基于FPGA的数字电压表 两种方案 一种VHDL一种Verilog(Digital voltmeter based on FPGA)
    2018-04-04 21:33:14下载
    积分:1
  • ad9788_spi_ctrl
    spi driver: Analog Device DAC ad9788 SPI Controller
    2015-05-19 14:03:25下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载