登录
首页 » VHDL » 本源码详细介绍了UART的经典实例,敬请下载,谢谢适用

本源码详细介绍了UART的经典实例,敬请下载,谢谢适用

于 2022-03-22 发布 文件大小:68.52 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

本源码详细介绍了UART的经典实例,敬请下载,谢谢适用-The source described in detail a classic example of UART, please download, Thank you apply

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • taxi
    出租车的计费功能的实现,计量模块、计费模块、控制模块、译码模块。(taxi fee)
    2010-01-16 22:25:33下载
    积分:1
  • based on VHDL development of the I486 bus interface procedures. Implementation o...
    基于VHDL语言开发的I486总线接口程序。实现了一个三态的总线,可保证数据的正常传输。-based on VHDL development of the I486 bus interface procedures. Implementation of a three-state bus can ensure that the normal data transmission.
    2023-05-12 23:40:03下载
    积分:1
  • 32 floating
    32位元浮点CPU,用VHDL语言以类似组合语言的方式写成-32 floating-point CPU(VHDL)
    2022-10-02 18:30:03下载
    积分:1
  • 使用Veriolog hdl 编写手机屏测试程序.
    使用Veriolog hdl 编写手机屏测试程序.-Veriolog hdl prepared to use cell phone screen test.
    2023-04-25 00:20:03下载
    积分:1
  • I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。...
    I2C端口的FPGA实现,网上较多,但发现不少有问题,这个是在网上代码的基础上修改过,验证可行。-I2C port FPGA, online more, but found that many problems This is a code on the Internet on the basis of the revised test feasible.
    2022-01-26 17:03:01下载
    积分:1
  • synplify-hand-book(English)
    Syplify经典英文教程。内含众多实验例程,Lab 1 Basic Synplify Run;Lab 2 Analyzing Critical Path and Assigning Timing;Lab 3 FSM (Finite State Machine) Compiler Constraints and Attributes(Syplify classic English tutorial. Contains numerous experiments routine, you can help learners to quickly grasp Syplify tips, is a rare foreign experiments tutorial.)
    2015-04-20 09:01:06下载
    积分:1
  • pro1
    对用开发板上开关产生的信息做汉明编码并通过串口发送至电脑(The Hamming code is generated from the switch on the development board and sent to the computer through the serial port.)
    2018-11-15 17:01:21下载
    积分:1
  • altera-de2-ann
    基于VHDL+FPGA的神经网络设计,实现简单的字符识别(Design of Neural Network Based on VHDL+FPGA to Realize Simple Character Recognition)
    2018-12-01 08:06:02下载
    积分:1
  • 这是用VHDL实现的8位加法器,对新手有点帮助。
    这是用VHDL实现的8位加法器,对新手有点帮助。-This is achieved using VHDL adder 8, a little help to novices.
    2022-07-20 21:54:41下载
    积分:1
  • dl.sh
    linux cmd line download script
    2012-03-15 02:51:11下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载