登录
首页 » Verilog » axi_spi_master

axi_spi_master

于 2022-03-23 发布 文件大小:19.51 kB
0 57
下载积分: 2 下载次数: 2

代码说明:

arm的axi接口转spi接口master源代码,已经使用过,带注释,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DW8051_ALL
    包中包括, DW8051完整的Verilog HDL代码 两本手册: DesignWare Library DW8051 MacroCell, Datasheet DesignWare DW8051 MacroCell Databook 三篇51论文: 基于IP 核的PSTN 短消息终端SoC 软硬件协同设计 Embedded TCP/ IP Chip Based on DW8051 Core 以8051为核的SOC中的万年历的设计 (DW8051 is designed by synopsys, and its instruction cycle is 4 clock, which lead to about 3 times faster than Intel 8051 with the same oscillator frequency. I writed ram, rom, some other perpherals such as DES, RNG, and its testbench, and it worked all right!)
    2021-05-07 09:28:36下载
    积分:1
  • pong_C5H
    FPGA的经典例程,可以进行移植和借鉴使用(FPGA' s classic routines, can be transplanted and learn to use)
    2011-07-23 10:15:41下载
    积分:1
  • agc_gen2
    AGC(自动增益放大) Verilog代码 设计可以参考 第二部分(AGC (automatic gain control) can refer to the Verilog code design )
    2015-04-14 01:17:31下载
    积分:1
  • FIR_filter
    滤波器就是对特定的频率或者特定频率以外的频率进行消除的电路,被广泛用于通信系统和信号处理系统中。(Filter is a circuit that eliminates specific frequencies or frequencies other than specific frequencies. It is widely used in communication systems and signal processing systems.)
    2020-06-21 14:00:01下载
    积分:1
  • c
    智能小车用到的c程序,单片机C语言与FPGA的 VHDL语言的结合(Smart car used c program, microcontroller C language and the combination of FPGA VHDL)
    2013-07-16 14:18:21下载
    积分:1
  • 256点FFT
    基2-256点的Verilog HDL代码。具体程序结构说明参考word文档。                                                                                               
    2022-07-15 07:00:36下载
    积分:1
  • rs-codec(255-223)
    RS编码是一种纠错码,本程序实现RS(255,223)用FPGA 实现RS编码,程序在Quartus II中调试通过。(RS coding is an error-correcting codes, the procedures for the realization of RS (255,223) with FPGA realization of RS codes, in the Quartus II program through the debugger.)
    2021-05-13 00:30:02下载
    积分:1
  • nios ii系统中Nichestack协议栈的使用
    1、工程文件解读 本例程需要的工程文件有以下几种,下面对其意义及作用做了说明: 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2022-07-05 10:46:12下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • medianfilter
    图像滤波中的中值滤波,有效滤除椒盐噪声,使用verilog语言编写(Image filtering in the median filter, effectively filter out salt and pepper noise, using verilog language)
    2011-10-13 17:08:48下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载