登录
首页 » VHDL » verilog写的数字频率计的显示模块,可以

verilog写的数字频率计的显示模块,可以

于 2022-03-23 发布 文件大小:109.49 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

verilog写的数字频率计的显示模块,可以-written in Verilog Digital Cymometer display module can be

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • project_zy
    超声波测距程序 适用传感器HC-SR04(The application of sensor HC-SR04 for ultrasonic range finder)
    2017-12-25 18:05:12下载
    积分:1
  • 基于verilog的LU分解LUdecompose
    基于verilog的LU分解,本文件包括详细的程序代码,运行文件,以及详细的文档(LU decompose based on verilog)
    2020-07-07 12:58:57下载
    积分:1
  • 4-code
    设计一个十进制计数器,具有显示位置随计数时钟在八个数码管中左右滚动的功能。(Design of a decimal counter, a display position with the count clock in at around eight digital scrolling function.)
    2016-05-24 17:00:31下载
    积分:1
  • 树式除法型开方器VERILOG实现,用于任意长度的无符号数的开方运算...
    树式除法型开方器VERILOG实现,用于任意长度的无符号数的开方运算-Square root of the tree-type divider-type device to achieve VERILOG
    2022-09-04 14:20:03下载
    积分:1
  • fault
    fault minimization using genetic algorithm
    2013-11-19 20:05:06下载
    积分:1
  • pj2-NO.6
    基于FPGA的电子密码锁设计-已在开发板上成功运行,通过老师检验。(FPGA based electronic password lock design- has been successfully developed on the development board, through the teacher inspection.)
    2017-05-26 11:54:44下载
    积分:1
  • 产生伪的VHDL语言程序
    伪随机m序列产生的VHDL语言程序- program in VHDL language for generating pseudo-random m sequence
    2022-02-05 15:49:12下载
    积分:1
  • USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including...
    USB 1.1 PHY的代码,systemc语言 USB 1.1 PHY的代码,systemc语言,包括基于systemc语言的testbench ,和相关的doc文档-USB 1.1 PHY code systemc language USB 1.1 PHY code, systemc languages, including systemc based testbench language, doc and related documents
    2022-04-12 00:51:05下载
    积分:1
  • MCU2FPGA_SPI_TB
    本程序使用Verilog语言实现了SPI接口的设计,可以直接烧到FPGA实现与MCU的通信,自带有测试文件。(The program uses the Verilog language design SPI interface, you can burn directly communicate with the FPGA, MCU, comes with a test file.)
    2021-02-26 10:29:37下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载