登录
首页 » VHDL » Decimal precision counts, classic written, easy learning and reference for all t...

Decimal precision counts, classic written, easy learning and reference for all t...

于 2022-03-24 发布 文件大小:116.65 kB
0 90
下载积分: 2 下载次数: 1

代码说明:

十进制精确计数,经典写法,便于学习与参考,供大家分享-Decimal precision counts, classic written, easy learning and reference for all to share

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vivado 从此开始配套资料
    说明:  vivado入门使用介绍,初学者入门学习(vivado Instructional pdf)
    2020-07-04 18:00:01下载
    积分:1
  • TOPWAY-UC1698-AppNote-V0.2
    UC1698U驱动160*160LCD中文应用及例程(UC1698U driver 160* 160LCD Chinese applications and routines)
    2013-05-23 09:25:56下载
    积分:1
  • FPGA60进制数码管显示VHDL代码
    FPGA设计中的60进制计数器,通过2个七段数码管系那是出来。代码简单易懂,仿真通过,而且在FPGA开发板上加载显示成功。很有用的入门代码。
    2022-07-12 13:55:48下载
    积分:1
  • VHDL_ 两个电路计数上 / 下液晶显示语言 VHDL (海 mạch đếm lên/xuống hiển 施耐液晶 bằng ngôn ngữ VHDL)
    VHDL_ 两个电路计数上 / 下液晶显示语言 VHDL (海 mạch đếm lên/xuống hiển 施耐液晶 bằng ngôn ngữ VHDL)
    2022-02-03 20:36:30下载
    积分:1
  • spi_master_sent
    在FPGA平台实现SPI传输协议开发,SPI为三总线式。(Implementation of SPI transmission protocol development on FPGA platform)
    2020-08-02 08:18:35下载
    积分:1
  • 12_lcd12864
    本实验是用LCD12864显示英文 显示 Our FPGA EDA NIOS II SOPC FPGA(This experiment is shown in English with LCD12864 display Our FPGA EDA NIOS II SOPC FPGA)
    2013-06-26 11:35:54下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • juchibo
    用vhdl语言生成锯齿波,数据可自行改变(Sawtooth wave with vhdl language generation, the data can change by itself)
    2011-12-21 19:29:51下载
    积分:1
  • CfgDDS_9910
    dds ad9910配置的verilog hdl程序,模块化设计,输入待配置的数据,字长,启动信号,即可自动产生时序,完成一次配置,模块还有done握手信号,方便用户调用时,反复多次配置。(dds ad9910 configuration verilog hdl program, modular design, the input data to be configured, word length, the start signal, the timing can be automatically generated, complete a configuration, the module has done handshake, user-friendly call, repeatedly configuration .)
    2015-04-21 22:03:50下载
    积分:1
  • 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
    用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
    2022-06-17 10:57:04下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载