登录
首页 » VHDL » Altera大学计划程序包,基于Nios II的源代码

Altera大学计划程序包,基于Nios II的源代码

于 2022-05-30 发布 文件大小:1.66 MB
0 201
下载积分: 2 下载次数: 1

代码说明:

Altera大学计划程序包,基于Nios II的源代码-Altera University program package, based on the Nios II source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • the CD
    本CD-ROM包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。 -the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certification. After the seventh chapter, a design example is not only Verilog-HDL example, the report include VB, VC and other source files, even DLL generator also described in detail.
    2023-04-27 17:15:04下载
    积分:1
  • cic
    cic设计 verilog verilog(cic verilog design verilog)
    2012-10-23 20:13:52下载
    积分:1
  • FPGA_SPWM
    说明:  此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • PWM
    通过一个计数器来实现输出信号的占空比要求,可以将duty_cycle分配到拨码开关上,LED分配到发光二极管上,然后调节拨码开关,即可看到LED的亮度发生变化.(The duty cycle of the output signal can be assigned to the dial switch by a counter, and the LED can be assigned to the light emitting diode. Then the brightness of the LED can be seen by adjusting the dial switch.)
    2020-06-16 13:20:02下载
    积分:1
  • irig_b
    用来实现IRIG_B码的解码程序,在XILINX ISE上运行过没有问题,(Used to achieve IRIG_B code decoding process, in XILINX ISE run-off is no problem,)
    2021-04-06 14:49:03下载
    积分:1
  • laplace
    说明:  Laplace可以应用于图像的锐化,根据其原理,对于Laplace后的图像同样可以进行边缘检测。(Laplace can be applied to image sharpening. According to its principle, edge detection can also be performed for images after Laplace.)
    2020-07-15 18:28:50下载
    积分:1
  • 这是一个基于FPGA实现的GPS的程序,保证可以用
    这是一个基于FPGA实现的GPS的程序,保证可以用-This is an FPGA-based GPS program to ensure that you can use ... ...
    2022-05-05 21:41:30下载
    积分:1
  • design through verilog hdl
    design through verilog hdl
    2023-04-07 06:25:04下载
    积分:1
  • Verilog_HDL源码, Verilog_HDL源码
    Verilog_HDL源码, Verilog_HDL源码-Verilog_HDL source, Verilog_HDL FO
    2022-06-21 00:23:39下载
    积分:1
  • 2011-diansai-E
    2011年 电赛 E题 简易数字信号传输性能分析仪FPGA信号发生部分 包括m序列,伪随机序列,曼彻斯特编码 程序 和单片机部分程序(2011 CEC E title simple digital signal transmission performance analyzer FPGA signal part of the program and single-chip part of the program)
    2012-02-23 10:11:07下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载