登录
首页 » VHDL » A signal can be stretched any one CLk the VHDL source code examples. See documen...

A signal can be stretched any one CLk the VHDL source code examples. See documen...

于 2022-03-24 发布 文件大小:2.48 kB
0 114
下载积分: 2 下载次数: 1

代码说明:

一个可以把信号拉长任意个CLk的VHDL源码例子。详见说明文档-A signal can be stretched any one CLk the VHDL source code examples. See documentation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • 13.2_MotionDetec
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动检测(System Generator based image processing engineering, multimedia processing on FPGA source code, based on video motion detection)
    2020-10-23 20:57:22下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • abi123
    encoding and decoding of audio signal
    2013-02-02 18:59:16下载
    积分:1
  • S05_example_Network
    vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • 8.4-ADC0809-VHDL-control-program
    基于VHDL语言,实现对ADC0809简单控制(Based on VHDL language, to achieve the ADC0809 simple control)
    2011-11-29 08:43:07下载
    积分:1
  • Sequence Detection VHDL source code, ATERA platform compile. Report detailed des...
    序列检测VHDL源代码,ATERA平台编译。详细的报表说明和模拟源代码。
    2022-10-18 04:30:03下载
    积分:1
  • 8051核的vhdl原代码。
    8051核的vhdl原代码。-8051 core VHDL source code.
    2022-04-11 06:02:00下载
    积分:1
  • Ver_I2C_eeprom
    用verilog编写的I2C——E2PROM模型。适用于各种型号的E2PROM,代码内部有参数可选。(Written in verilog I2C- E2PROM model. E2PROM, the internal code applicable to various types of optional parameters.)
    2013-04-10 16:14:03下载
    积分:1
  • 光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考...
    光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考-Grating four segments and the dialectic to the circuit, and have counter functions, using Quartus integrated, can refer to
    2022-04-20 02:09:46下载
    积分:1
  • 696518资源总数
  • 106155会员总数
  • 8今日下载