登录
首页 » VHDL » I2C is a two

I2C is a two

于 2022-10-23 发布 文件大小:187.17 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • local-bus
    基于FPGA的local bus接口。包含基于fifo和普通寄存器的两种方案。(FPGA-based local bus interface. Based fifo contains two programs and the general register.)
    2020-11-25 22:59:38下载
    积分:1
  • 并行通信代码(调试通过)
    并口通讯代码 并口通讯代码(调试通过) --该代码目前能实现单个字节的收发-Parallel communications code (debugging through)-- The code can now achieve a single byte of Transceivers
    2022-05-20 22:29:56下载
    积分:1
  • my_lift
    电梯控制,包括楼层按键相应,显示上下状态。(Elevator control, including the floors of the corresponding button to show the whole state.)
    2008-04-24 10:15:52下载
    积分:1
  • saa7113_vhdl-config
    saa7113_配置.SAA7113视频解码系列芯片的一种,8位彩色配置(saa7113_ configuration. SAA7113 video decoder chips in an 8-bit color configuration)
    2013-11-26 08:57:58下载
    积分:1
  • TCM解码,VHDL代码,是我在工作中做的工程代码,时序稳定,里面有syn以及软判决的算法,经典...
    TCM解码,VHDL代码,是我在工作中做的工程代码,时序稳定,里面有syn以及软判决的算法,经典-TCM decoder, VHDL code, yes, I do work in the project code, timing stability, There are syn and soft-decision algorithm, classic!
    2022-09-27 21:25:03下载
    积分:1
  • 地铁售票系统,基于VHDL,可实现站点设置,站点选择,选择购票数量,找零等一系列功能。...
    地铁售票系统,基于VHDL,可实现站点设置,站点选择,选择购票数量,找零等一系列功能。-Metro ticketing system, based on VHDL, allows site settings, site selection, choose the number of tickets, Keep the change and a series of functions.
    2022-02-16 02:43:18下载
    积分:1
  • VMD642_CPLD
    本例程位于 VMD642_CPLD目录中。 使用 CPLD 实现辅助译码、LED 指示灯控制、看门狗等各种逻辑控制电路。源程序使 用 Verilog HDL书写,编译开发系统使用 Cypress公司的 Warp 6.3。(This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.)
    2013-09-13 13:59:52下载
    积分:1
  • I2C 串口通讯Xilinx项目源码 拷贝到硬盘,用ISE打开工程文件即可。...
    I2C 串口通讯Xilinx项目源码 拷贝到硬盘,用ISE打开工程文件即可。-I2C Serial Communication Xilinx source project are copied to the hard drive, using ISE project file can be opened.
    2022-02-20 02:20:00下载
    积分:1
  • RTC
    verilog编写的RTC(实时时钟)包含APB总线接口、时钟计时部分等(verilog prepared by the RTC (real time clock) contains APB bus interface, clock time some other)
    2009-12-19 23:51:50下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载