登录
首页 » Verilog » 卷积编码器217conv(171,133)

卷积编码器217conv(171,133)

于 2022-03-24 发布 文件大小:20.83 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

卷积编码器217,已验证,    conv(171,133)  x1=1+d+d^2+d^3+d^6  x2=~(1+d^2+d^3+d^5+d^6)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • yuanchengxu
    基于Verilog HDL的通信系统设计(Design of communication system based on Verilog HDL)
    2011-11-19 13:36:54下载
    积分:1
  • 2FSK
    基于FPGA的2FSK调制解调,里面有详细的工程说明,对于学习ISE软件和通信原理的知识很有帮助(FPGA based 2FSK modulation and demodulation, which contains detailed engineering instructions, for learning ISE software and communication principles of knowledge is very helpful.)
    2018-06-30 17:49:20下载
    积分:1
  • FPGA
    数字钟的VHDL语言程序,包含了好几个模块,是毕业设计的优秀程序,值得下载!(VHDL language program of digital clock, contains several modules, is an excellent program, graduation design is worth to download!)
    2015-08-31 21:07:44下载
    积分:1
  • 8832135
    一个具有“百分秒,秒,分”计时功能的数字跑表,可以实现一个小时以内的精确至百分之一秒的计时。 数字跑表的显示读者可以通过编写数码管显示程序来实现,本训练只给出数字跑表的实现过程。 读者还可以通过增加小时的计时功能,实现完整的跑表功能。(A " percentage of seconds, seconds, minutes," digital stopwatch timer can be achieved within an hour of precision to the hundredth of a second time. Digital stopwatch readers can display the digital display through the preparation of procedures to achieve, given the training is only the realization of the process of digital stopwatch. Readers can also function to increase hours of time to achieve full stopwatch function.)
    2009-04-09 13:20:35下载
    积分:1
  • 基于FPGA的信号发生器
    adder32.v    32位加法器D_FFbe.v    频率控制器DFFAF2.V    相位累加器rom.mif      正弦ROMsquare.v     方波trianle.v     三角波
    2022-09-24 06:30:02下载
    积分:1
  • ov7670_sdram_vga_sobel
    说明:  基于OV7670采集,SDRAM缓存,sobel处理,VGA显示的工程,内有全部代码,基于QUARTUS开发板实现。 FPGA 边缘检测(Based on OV7670 acquisition, SDRAM cache, sobel processing, VGA display project, with all the code, based on QUARTUS development board. FPGA edge detection)
    2019-04-23 17:31:00下载
    积分:1
  • 基于FPGA的任意波形发生器
    说明:  基于FPGA的任意波形发生器DDS,verilog编写,正常使用(Arbitrary waveform generator DDS based on FPGA)
    2020-06-09 15:24:11下载
    积分:1
  • Bayer2RGB
    Bayer 转RGB Verilog代码实现。。5*5 窗口。在工程中应用的(Bayer to RGB Verilog code implementation. 5*5 window. Applied in Engineering)
    2020-12-14 15:29:15下载
    积分:1
  • cic
    cic设计 verilog verilog(cic verilog design verilog)
    2012-10-23 20:13:52下载
    积分:1
  • hm
    说明:  汉明编码和解码的硬件描述语言(verilog),其被编解码的数据为M序列。 建议运行软件为Quartus.(failed to translate)
    2011-05-08 15:19:39下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载