登录
首页 » VHDL » used in the preparation of Verilog FLEX10K achieve simple CPU

used in the preparation of Verilog FLEX10K achieve simple CPU

于 2022-03-25 发布 文件大小:25.06 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

用verilog编写在FLEX10K上实现的简易CPU-used in the preparation of Verilog FLEX10K achieve simple CPU

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 06042349
    Dynamic Power Management for the Iterative Decoding of Turbo Codes
    2014-04-04 15:03:28下载
    积分:1
  • VHDL3
    说明:  一个使用VHDL进行正弦波信号产生的历程,非常有用。(A sine wave signal generator using VHDL for the course, very useful.)
    2010-03-27 09:18:41下载
    积分:1
  • teximeter
    这是一个基于车租车计费器的模拟计算系统,用VHDL语言实现(This is a car rental billing based on the simulation system, using VHDL language)
    2015-03-17 19:57:04下载
    积分:1
  • FPGA
    说明:  基于FPGA的数字式相位测量仪的设计与制作(FPGA-Based Digital Phase Meter Design and Production)
    2010-04-16 19:40:41下载
    积分:1
  • signalintegrity
    信号完整的一些总结,非常实用,适合开始着使用(A book for signal integrated)
    2014-08-08 16:45:47下载
    积分:1
  • OFDM-analysis-and-simulation
    实现了光OFDM模块的各个功能,同时仿真分析了OFDM的载波幅度谱、相位谱、每个载波对应的时域信号、整个时域/频域的OFDM、每个接收符号的分布图。计算了相位差等等(To achieve the various functions of the optical OFDM module, the simulation analysis of the the the OFDM carrier amplitude spectrum and phase spectrum, and the time domain signal corresponding to each carrier, the whole time domain/frequency domain OFDM, each reception symbol maps. Calculated phase difference)
    2020-10-17 16:17:28下载
    积分:1
  • 主要是通过Altera公司的Cuclone系列的FPGA
    主要是通过Altera公司的Cuclone系列的FPGA-EP1C3T144C8产生余弦波的源代码 基于LPM-ROM余弦波一周期含有256个10位数据;-Mainly through Altera s Cuclone series of FPGA-EP1C3T144C8 cosine wave generated source code based on the LPM-ROM cosine wave of one cycle containing 256 10-bit data
    2023-06-17 01:00:03下载
    积分:1
  • 用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法...
    用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法-Bresenham algorithm used in the FPGA to achieve a small number of crossovers, verilog preparation, computer graphics method
    2022-03-11 03:26:38下载
    积分:1
  • Frame-synchronization
    FPGA 帧同步源代码 调试无错误 ALTERA 平台(Frame synchronization FPGA)
    2011-06-21 10:41:22下载
    积分:1
  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载