登录
首页 » VHDL » SPI接口的vhdl代码,可以实现与单片机的spi通信,完整的工程

SPI接口的vhdl代码,可以实现与单片机的spi通信,完整的工程

于 2022-03-29 发布 文件大小:4.00 kB
0 88
下载积分: 2 下载次数: 1

代码说明:

SPI接口的vhdl代码,可以实现与单片机的spi通信,完整的工程-SPI interface of the VHDL code can be achieved with SCM spi communication, complete works

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA设计软件的绝佳入门书籍,本人珍藏,全部吐血奉献之2,请大家赶紧下!...
    FPGA设计软件的绝佳入门书籍,本人珍藏,全部吐血奉献之2,请大家赶紧下!-FPGA design software, an excellent entry-books, I treasure all the blood sacrifice of 2, please hurry under the U.S.!
    2022-07-17 20:40:02下载
    积分:1
  • VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    2022-01-25 18:25:54下载
    积分:1
  • 系统设计
    说明:  基于无源蜂鸣器和矩阵按键的电子琴系统设计(design of Electronic Piano System Based on Passive Buzzer and Matrix Key)
    2020-06-21 01:20:08下载
    积分:1
  • 一个异步FIFO的verilog实现论文
    一个异步FIFO的verilog实现论文-err
    2022-01-28 06:08:18下载
    积分:1
  • SG3525pinlvgenzong
    采用SG3525实现感应加热电源的频率跟踪。(SG3525 is used to realize frequency tracking of induction heating power supply.)
    2018-05-09 19:22:35下载
    积分:1
  • 用Matlab编写fft
    说明:  在MATLAB下自编实现快速傅里叶分析,(Fast fft own procedures, faster than the system call fft slowe)
    2020-06-23 09:00:02下载
    积分:1
  • weifenqi
    微分器:利用数字锁相环进行位同步信号提取的关键模块(Differentiator: the use of digital phase-locked loop for bit synchronous signal extraction of key modules)
    2020-12-01 10:39:28下载
    积分:1
  • filter
    说明:  A low pass filter module based on FPGA, easy to transplant
    2020-05-04 10:21:42下载
    积分:1
  • 第七次课--视频图像DCT处理及水印嵌入_2
    说明:  熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • test_ad9852
    使用FPGA来控制DDS信号的产生,从而达到高频信号产生的目的。使用的DDS芯片为AD9852,在QuartusII下编写。(Using the FPGA to control the DDS signal generation, so as to achieve high-frequency signal generation purposes. Use of DDS chip AD9852, in the QuartusII prepared.)
    2010-01-27 17:02:16下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载