登录
首页 » VHDL » ADS7870 Serial ADC Interface Using a CPLD

ADS7870 Serial ADC Interface Using a CPLD

于 2022-04-01 发布 文件大小:328.90 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

ADS7870 Serial ADC Interface Using a CPLD, The system includes an XPLA3 CoolRunner CPLD, a Texas Instruments ADS7870 ADC, and a Toshiba SRAM, All related VHDL source code is provided

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • codeloc1k
    说明:  实现电子密码锁的各项功能,经过编译和仿真(Electronic code lock of the function, the compiler and simulation)
    2008-11-09 21:24:14下载
    积分:1
  • 温度码到二进制吗的转换的verilogHDL代码。
    温度码到二进制吗的转换的verilogHDL代码。-Temperature code to do the conversion of binary code verilogHDL.
    2022-02-28 22:15:49下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • keyboard
    用FPGA单片机软核实现键盘扫描,键盘为4X4矩阵键盘,输入相应键值,用数码管显示-keyboard
    2022-05-20 15:47:09下载
    积分:1
  • Several Example FPGA design contest
    几个fpga竞赛的设计例-Several Example FPGA design contest
    2022-09-16 03:50:03下载
    积分:1
  • vjtag
    说明:  quartus vitual jtag代码使用接口,通过该接口模板方便使用者通过jtag在线读取FPGA的数据。(The quartus virtual JTAG code uses an interface, through which users can read FPGA data online.)
    2020-05-06 09:42:50下载
    积分:1
  • 用verilog写的CORDIC算法实现,很适合做超越函数的运算。通常用于实现正弦乘法,或者坐标变换。...
    用verilog写的CORDIC算法实现,很适合做超越函数的运算。通常用于实现正弦乘法,或者坐标变换。-The cordic arithmetic implemented by verilog is adapted to exceed function.It is usually used to implement sine multiplication or coordinate tuansform.
    2022-05-25 08:44:55下载
    积分:1
  • 23565785scan_led
    Quartus环境下的7段扫描显示电路的源程序(Quartus environment of the seven scanning display circuit of the source)
    2006-12-11 17:11:41下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载