登录
首页 » VHDL » build a music player with nios 2

build a music player with nios 2

于 2023-01-23 发布 文件大小:1.06 MB
0 38
下载积分: 2 下载次数: 1

代码说明:

build a music player with nios 2

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL--VGA
    此VHDL语言程序可以控制液晶屏幕任意动画播放(The VHDL language program can control the LCD screen any animation)
    2015-03-27 18:44:28下载
    积分:1
  • matlabfile
    many matlab code with Fftseq ,uniform to gauss AM DSB FM modulation
    2009-12-20 14:06:57下载
    积分:1
  • 8051的vhdl源代码,主要针对初学者
    8051的vhdl源代码,主要针对初学者-8051 VHDL source code, mainly for beginners
    2022-02-05 02:00:30下载
    积分:1
  • FPGA2-DSP2-EDMA
    例程是基于quartus的,FPGA通过EMIF给DSP发送数据,里面包含了一个简单的状态机和一个基于IP核的fifo,适合初学者(Routine is the FPGA to send data to the DSP via EMIF, which contains a simple state machine and an IP-based core fifo, suitable for beginners)
    2020-12-04 16:09:24下载
    积分:1
  • 曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取...
    曼彻斯特编码技术用电压的变化表示0和1。规定在每个码元中间发生跳变。高→ 低的跳变表示0,低→ 高的跳变表示为1。每个码元中间都要发生跳变,接收端可将此变化提取出来作为同步信号,使接收端的时钟与发送设备的时钟保持一致-Manchester coding techniques that use voltage changes in 0 and 1. Provisions in the middle of each symbol hopping happen. High → low hopping express 0, low → high jump for the express one. Symbol between each transition must happen, this change in the receiver can be extracted as a synchronization signal to the receiving end of the clock and send the equipment to maintain the same clock
    2023-06-17 15:30:03下载
    积分:1
  • 国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下...
    国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下-Foreign classic Verilog code, it is suitable for beginners, of which some of the concept of a veteran may also want to consider under the
    2022-02-24 14:20:37下载
    积分:1
  • BLUE
    说明:  利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • RANGEN
    2011年全国大学生电子设计竞赛E题“简易数字信号传输性能分析仪”fpga的控制代码,verilog编写;包括了M序列及同步时钟的提取等所有程序。(2011 National Undergraduate Electronic Design Contest E title "Simple digital signal transmission performance analyzer" fpga control code, verilog prepared including the M-sequence and synchronous clock extraction and all other programs.)
    2020-10-27 17:09:59下载
    积分:1
  • quartus-and-modelsim-for-OFDM
    说明:  关于quartus与modelsim 仿真(about quartus and modelsim simulator)
    2011-04-03 18:29:56下载
    积分:1
  • 65位FIR数字滤波器的设计~~其中有通过仿真得出得数据 ~可以通过数据输入完成滤波实验~对数字滤波器得整个算法进行了分析包括输入分组相加 然后相乘得过程...
    65位FIR数字滤波器的设计~~其中有通过仿真得出得数据 ~可以通过数据输入完成滤波实验~对数字滤波器得整个算法进行了分析包括输入分组相加 然后相乘得过程-65 FIR digital filter design ~ ~ with simulation data to come in through the importation of data from experiments completed filtering of the digital filter in the whole algorithm analysis including input a sum then multiply in the process
    2022-01-30 18:45:51下载
    积分:1
  • 696522资源总数
  • 104042会员总数
  • 46今日下载