登录
首页 » VHDL » 微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、...

微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、...

于 2022-04-02 发布 文件大小:299.04 kB
0 55
下载积分: 2 下载次数: 1

代码说明:

微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、 定时器电路:负责完成烹调过程中的时间递减计数和数据译码供给七段数码显示,同时还可以提供烹调完成时间的状态信号供控制状态机产生完成信号。 -microwave timer IC design a control state machine : state of the state conversion work. 2, data loading circuit : According to choose control signal timing, or the completion of the test data signal load. 3, timer circuit : responsible for the completion of the cooking process of counting and time decreasing supply data decoding digital paragraph 107, while cooking can also provide time to complete state control signal for the state machine generated signals.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!-xinlinx and they simply based on the small game and ideally the VHDL process, and I hope to help you!
    2022-03-13 03:44:13下载
    积分:1
  • BMD_PCIE
    自己根据xapp1052修改的源代码,已经编译成功,并应用在开发板上。(According xapp1052 own modified source code has been successfully compiled and used in the development board.)
    2015-10-19 08:10:20下载
    积分:1
  • EDanDanAssistg
    蛋蛋助手,可以动态配置生成代码格式,方便ORM或或程序员的生成工作 ,经测试 (Egg assistant, can be dynamically configured to generate code format, convenient ORM, or programmer generation work, tested)
    2012-09-10 00:33:07下载
    积分:1
  • 王金明的一些学习VHDL的子
    王金明的一些学习VHDL的子-Wang Jinming study of some subset of VHDL
    2022-03-05 20:37:24下载
    积分:1
  • lgpl RS编解码 5
    lgpl RS编解码 5-6 Reed-Solomon Codes-LGPL RS codec 5-6 Reed-Solomon Codes
    2022-02-01 10:13:23下载
    积分:1
  • VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    2022-01-25 18:25:54下载
    积分:1
  • 数控分频器设计:对于一个加法计数器,装载不同的计数初始值时,会有不同频率的溢出输出信号。计数器溢出时,输出‘1’电平,同时溢出时的‘1’电平反馈给计数器的输入端...
    数控分频器设计:对于一个加法计数器,装载不同的计数初始值时,会有不同频率的溢出输出信号。计数器溢出时,输出‘1’电平,同时溢出时的‘1’电平反馈给计数器的输入端作为装载信号;否则输出‘0’电平。 -NC divider design : an adder counter, loading the initial count value, have different frequency output signal of the overflow. Counter overflow, the output"1 "Level, Overflow at the same time the"1 "level feedback to the counter input signal as loading; Otherwise output"0 "level.
    2022-04-28 17:05:55下载
    积分:1
  • asynchronous-fifo
    同步fifo的调用程序,调用Quartus II 9.0 (32-Bit)中的fifo模块(Synchronous fifo calling program, call Quartus II 9.0 (32-Bit) in fifo module)
    2013-08-23 21:58:56下载
    积分:1
  • spi_2
    说明:  DAC3283 寄存器初始化,SPI驱动(Dac3283 register initialization, SPI drive)
    2020-03-14 09:56:50下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 696522资源总数
  • 104046会员总数
  • 29今日下载