登录
首页 » VHDL » 微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、...

微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、...

于 2022-04-02 发布 文件大小:299.04 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

微波炉定时器集成电路的设计 1、 控制状态机:工作状态状态转换。 2、 数据装入电路:根据控制信号选择定时时间、测试数据或完成信号的装入。 3、 定时器电路:负责完成烹调过程中的时间递减计数和数据译码供给七段数码显示,同时还可以提供烹调完成时间的状态信号供控制状态机产生完成信号。 -microwave timer IC design a control state machine : state of the state conversion work. 2, data loading circuit : According to choose control signal timing, or the completion of the test data signal load. 3, timer circuit : responsible for the completion of the cooking process of counting and time decreasing supply data decoding digital paragraph 107, while cooking can also provide time to complete state control signal for the state machine generated signals.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    基于FPGA与LM4550B的AC97软声卡VHDL语言驱动,版本2.0-FPGA-based soft and LM4550B the AC97 sound card driver VHDL language, version 2.0
    2022-10-28 20:25:03下载
    积分:1
  • VHDL Digital Full ADDER Logic Program
    2022-08-03 08:35:11下载
    积分:1
  • verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的...
    verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的-random number generator to prepare Verilog source code, in the hardware circuit design applications. This procedure is in the LFSR and a CASR based on the
    2023-03-24 01:00:04下载
    积分:1
  • Clifford-E.-Cummings-paper
    Clifford E. Cummings论文合集,其中关于FIFO的设计很经典(Clifford E. Cummings collection of papers, on the FIFO design classic)
    2012-07-21 01:32:34下载
    积分:1
  • 20181060261-李康_3
    说明:  秒表的实现,有暂停清零功能,Quartus II(Stopwatch realization, has the pause clear function)
    2020-12-26 15:56:03下载
    积分:1
  • FPGA_MVB
    此论文想详细阐明了用FPGA做硬件处理,集成SOPC功能实现MVB通讯协议的解决方案,可以运行在alter fpga上面。(This paper expounds in detail the processing to do with FPGA hardware, integrated solutions for SOPC function of the realization of MVB communication protocol, can run in alter FPGA above.)
    2021-01-03 17:58:56下载
    积分:1
  • Describes how to use VHDL language processor spi interface
    介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
    2022-07-22 21:57:12下载
    积分:1
  • SimpleVOut-master
    说明:  SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • sdram-control-verilog
    SDRAM控制器源码,内含完整的控制器verilog源代码和测试代码,超值哈。(This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1.)
    2009-12-11 15:01:46下载
    积分:1
  • vhdl的基础性的介绍,对初学者大有用处
    vhdl的基础性的介绍,对初学者大有用处-vhdl basic introduction
    2022-05-20 01:22:09下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载