-
Spartan-3E_Starter_Kit
Spartan® -3E 现场可编程门阵列家族是为满足对成本敏感的消费电子大量应用的需要
而特别设计的。
(Field Programmable Gate Array family needs is to meet the cost-sensitive applications, a large number of consumer electronics
Specially designed.)
- 2014-07-10 21:30:34下载
- 积分:1
-
TugasUAS_AuditTI_1504505017_Reguler
说明: ertyguhijop[lkjhvbn hiouopi][[poiuy
- 2019-02-05 09:18:23下载
- 积分:1
-
加法器的VHDL实现
本资源包括了加法器的VHDL代码实现,供大家学习。
- 2022-11-01 21:40:03下载
- 积分:1
-
PmodHMT
Demo 使用 PmodHMT 模块实时检测环境温度和湿度。(The Demo uses PmodHMT modules to detect environmental temperature and humidity in real time.)
- 2017-07-30 15:39:55下载
- 积分:1
-
VGA显示汉字
基于FPGA的VGA驱动代码VHDL 在显示屏显示一个汉字-FPGA-based VHDL code of the VGA driver that a character in the display
- 2022-04-08 04:51:00下载
- 积分:1
-
frequency divider
说明: FPGA对系统50M时钟进行分频。FPGA最基本功能基础(FPGA Verilog program, key detection, program jitter elimination, jitter elimination, delay detection keys)
- 2019-04-27 23:35:12下载
- 积分:1
-
TheResearchAndIPDesignOfSMBusBasedSmartBattery
本文研究了SMBus
规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下
(Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
- 2009-03-26 12:16:53下载
- 积分:1
-
The time of the year undergraduate graduate design, signal generator and frequen...
当年本科时的毕业设计,信号发生器和频率计-The time of the year undergraduate graduate design, signal generator and frequency counter
- 2023-08-01 18:30:02下载
- 积分:1
-
流水线乘法器的VHDL实现,希望对你会有用!
流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!
- 2023-04-03 22:35:03下载
- 积分:1
-
16_QAM
用verilog 语言编译16QAM调制(a great complied code of 16QAM modulation for OFDM)
- 2013-09-02 16:23:40下载
- 积分:1