登录
首页 » VHDL » This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...

于 2022-04-07 发布 文件大小:2.15 MB
0 107
下载积分: 2 下载次数: 1

代码说明:

This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA to do VGA communication details, I am looking for a long time before starti...
    FPGA做VGA通讯的详细资料,我找了很久才收集起的,很有用,可供初学者学习实用-FPGA to do VGA communication details, I am looking for a long time before starting the collection, very useful for beginners to learn practical
    2023-03-10 18:55:03下载
    积分:1
  • I2S
    SMT32F4 i2s 全双工配置,自己测试OK的,大家可以看看(SMT32F4 i2s 全双工配置)
    2021-03-06 22:29:30下载
    积分:1
  • facman
    一款在Verilog实现的吃豆人游戏,采用VGA接口,在Nexys3开发板上运行无误。(A pac-man game implemented via Verilog, using VGA interface, perfectly run on Nexys 3)
    2021-03-31 07:39:09下载
    积分:1
  • dds在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过...
    dds在dspbuilder下产生VHDL源码及其测试激励文件的matlab模型,在modelsim下仿真通过-dds dspbuilder under the VHDL source code and test incentives document matl ab model, the simulation under through modelsim
    2022-06-20 23:49:32下载
    积分:1
  • 61EDA_B95
    开发板原理图 自己可以设计开发板为什么一定要买呢(Development board schematic can design their own development board why they must buy it)
    2008-12-09 15:58:55下载
    积分:1
  • 8位大小比较器
    说明:  8位大小比较器的VHDL源代码,Magnitude Comparator VHDL description of a 4-bit magnitude comparator with expansion inputs(eight compared with the size of the VHDL source code, Magnitude Comparator VHDL description of a 4-bit magnitude comparator inputs with expansion)
    2005-10-28 22:35:12下载
    积分:1
  • 奇数奇偶校验器使用VHDL的有限状态机
    An odd parity checker as an FSM using VHDL
    2022-02-24 23:42:29下载
    积分:1
  • galois
    example of BCH and RS codecs
    2009-06-10 11:26:17下载
    积分:1
  • VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!
    VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!-VHDL Reference Manual, in FPGA a good helper, FPGA college life companion!
    2022-07-26 13:34:21下载
    积分:1
  • BCD_to_7_seg_decoder
    BCD to 7 segments display decoder
    2015-06-15 22:36:01下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载