登录
首页 » VHDL » 数字点阵赛车

数字点阵赛车

于 2022-04-10 发布 文件大小:1.60 MB
0 130
下载积分: 2 下载次数: 1

代码说明:

数字电路点阵赛车,分为开始前5秒倒计时,59秒计时,赛车显示,赛道显示,失败提示,成功提示,移动控制以及总控制等8个模块。实现由3个开关控制点阵赛车在设置好的赛道中前进或左右移动。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于VHDL语言的并串转换程序,有四位的并行输出转换为串行输出...
    基于VHDL语言的并串转换程序,有四位的并行输出转换为串行输出-Based on the VHDL language and string conversion process, there are four parallel output is converted to serial output
    2023-03-31 21:30:04下载
    积分:1
  • AD9914原理图和gerber以及BOM表
    DDS VHDL include everything of dds AD9914
    2019-06-03 09:40:52下载
    积分:1
  • 24_Timer
    说明:  使用Verilog编写的24位定时器,具有apb 总线接口,可以设置工作方式和计数初值。(The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.)
    2021-04-27 21:38:44下载
    积分:1
  • 光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考...
    光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考-Grating four segments and the dialectic to the circuit, and have counter functions, using Quartus integrated, can refer to
    2022-04-20 02:09:46下载
    积分:1
  • FPGA-implementation
    重点介绍了双线性插值算法和该方法的F P GA硬件实现 方法, 包括图像数据缓冲单元、 插值系数生成单元以及插值计算单元等。(Highlights the bilinear interpolation algorithm and the method of F P GA hardware The method includes an image data buffer unit, the interpolation coefficient generating unit and an interpolation computing unit and the like.)
    2021-05-14 18:30:02下载
    积分:1
  • 一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...
    一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合-FIFO realize a new method, verilog description, modelsim 6.0 through simulation, Quartue integrated
    2023-01-18 15:40:03下载
    积分:1
  • HARQ
    HARQ技术研究,以喷泉码为研究对象,结合LDPC纠错码而研究的。(HARQ technology research to fountain codes for the study, and research combined with LDPC error correction code.)
    2015-05-21 16:54:15下载
    积分:1
  • 程序
    传感器是一种检测装置,能感受到被测量的信息,并能将感受到的信息,按一定规律变换成为电信号或其他所需形式的信息输出,以满足信息的传输、处理、存储、显示、记录和控制等要求(Sensor is a kind of detection device, which can sense the measured information and transform it into electrical signal or other required information output according to certain rules to meet the requirements of information transmission, processing, storage, display, recording and control.)
    2020-06-18 22:00:01下载
    积分:1
  • wdt
    Watch Dog Counter reset the output when the given timing meets.
    2009-08-13 19:05:09下载
    积分:1
  • FFT
    FFT with FIR created by students in univercity
    2015-06-22 14:57:30下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载