登录
首页 » VHDL » Altera Sdram IP 源码,VHDL写的

Altera Sdram IP 源码,VHDL写的

于 2022-04-21 发布 文件大小:763.33 kB
0 109
下载积分: 2 下载次数: 1

代码说明:

Altera Sdram IP 源码,VHDL写的-Altera Sdram IP source code, VHDL written

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • train_controler
    train controler by verilog
    2012-09-03 16:16:23下载
    积分:1
  • dft
    verilog语言实在点变换DFT源代码,可以配合软核或者其他CPU进行综合FFT变换,也可以单独使用生成module!(verilog language is point FFT transform source code, can tie in with the soft-core CPU, or other integrated FFT transform, it can be used to generate module!)
    2009-05-09 14:29:47下载
    积分:1
  • clk_div_4
    说明:  Verilog代码实现四分屏,在Vivado平台下实现的,可仿真(Verilog code realizes four screens, which can be simulated under vivado platform)
    2020-12-21 20:39:08下载
    积分:1
  • 这些是Verilog文件但我上传文本格式(记事本)
    these are verilog files but i am uploading in text(notepad) format
    2022-12-19 09:00:04下载
    积分:1
  • PIC单片机学习软件及其资料
    PIC单片机学习软件及其资料,入门到精通(PIC MCU learning software and its information, entry to proficiency)
    2019-07-04 17:17:40下载
    积分:1
  • XILINX平台DDR3设计教程
    从零开始的Xilinx DDR3 控制程序编写教程,利用MIS IP核通过自编逻辑实现对DDR3的读写,强烈推荐(This is a zero to start Xilinx DDR3 control program written tutorial, the use of MIS IP kernel through the self compiled logic to achieve DDR3 reading and writing, strongly recommended.)
    2018-06-05 21:28:45下载
    积分:1
  • FIFO
    fifo程序代码,程序编写,测试仿真图形,方便,比较实用(fifo code, programming, testing, simulation graphics, convenient and more practical)
    2016-03-16 10:06:12下载
    积分:1
  • master_slave
    说明:  AXI4-Lite总线的主从机读写,例程及代码(AXI4-Lite Bus Host-Slave Read-Write, Routine and Code)
    2019-03-22 22:24:20下载
    积分:1
  • design_pcie-based-on-FPGA
    the interface design of pcie based on FPGA
    2015-12-17 15:52:45下载
    积分:1
  • 包括各种类型存储器的VHDL描述,如FIFO,双口RAM等
    包括各种类型存储器的VHDL描述,如FIFO,双口RAM等 -including various types of memory VHDL description, such as FIFO, Dual Port RAM, etc.
    2022-04-11 16:05:19下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载