登录
首页 » VHDL » ";Verilog HDL设计指南";5

";Verilog HDL设计指南";5

于 2022-04-21 发布 文件大小:4.38 kB
0 238
下载积分: 2 下载次数: 1

代码说明:

《Verilog HDL 程序设计教程》5-"Verilog HDL Design Guide" 5

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA TRACKING SYS
    下采样与灰度
    2022-08-09 07:51:24下载
    积分:1
  • USERMANUL
    LPC4357开发板采用ARM的Cortex-M4微控制器LPC4357。内置一个ARM Cortex-M0协处理,CPU运行频率高达204MHz,片内集成1MB Flash和36KB SRAM。开发板采用独立核心板设计,核心板集成64MB SDRAM、128MB NAND-Flash、4MB SPI-Flash。核心板上的摄像头接口可直接连接各种型号的摄像头,两侧160P排针接口引出了除EMC总线外的LPC4357芯片所有功能管脚。 开发板提供丰富的外设接口,包括以太网、液晶屏、摄像头、USB-Host、USB-OTG、SD卡、RS232、RS485、CAN、耳机、麦克风、温度传感器、AD/DA、JTAG仿真器等。此外,开发板提供一个14P扩展接口,包括1路UART、1路SPI、1路I2C、4个IO、3.3V、5V,可以很方便的扩展自己的外围电路。(DS-LPC4357 development board using the Cortex-M4 microcontroller LPC4357 ARM s. A built-in ARM Cortex-M0 co-processor, CPU operating frequency up to 204MHz, 1MB Flash and 136KB SRAM integrated on chip. Development board using an independent core board design, the core board integrates 64MB SDRAM, 128MB NAND-Flash, 4MB SPI-Flash. Camera core board interface can be directly connected to various types of cameras, both sides 160P pin interface leads to the outside of the bus in addition to EMC LPC4357 chip all the functions of the pins. Development board provides a rich set of peripheral interfaces, including Ethernet, LCD screen, camera, USB-Host, USB-OTG, SD card, RS232, RS485, CAN, headphone, microphone, temperature sensor, AD/DA, JTAG emulator, etc. . In addition, the development board provides a 14P expansion interfaces, including one-way UART, 1 road SPI, 1 channel I2C, 4 个 IO, 3.3V, 5V, can easily expand their peripheral circuits.)
    2016-02-23 16:58:53下载
    积分:1
  • 3P3_wimdow
    图像插值算法,窗口为3*3,用于图像的除去死点,以及提高清晰度或者使图像柔和(3*3 window)
    2012-02-28 15:36:02下载
    积分:1
  • ethmac10g_latest.tar
    10G高速以太网mac VERILOG源码 可仿真可实现(10G high speed Ethernet MAC verilog code can be used for synthesis or inplementation)
    2015-08-19 17:39:02下载
    积分:1
  • 一个同步有限状态机(FSM)的设计是一个数字的共同任务…
    Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Synopsys Design Compiler. Verilog and VHDL coding styles are presented, and different methodologies are compared using real-world examples.
    2022-01-26 02:12:10下载
    积分:1
  • vhdl
    vhdl常见小实验代码,包括二进制比较器,4选1,8421十进制,8421转化成格雷码,8421余三码,分频器,数据码译码器,二进制减计数器,四位环形计数器等(VHDL common small experiment code)
    2020-06-24 13:00:02下载
    积分:1
  • 实现一个简单的电子钟,时间(小时,分,秒)可以设置…
    实现一个简单的电子钟,其时间(时,分,秒)可以设置和更改,设置和更改的同时不会影响其他显示的变化(相互独立)。-achieve a simple electronic bell, the time (hours, minutes and seconds) can set and change, Settings and change will not affect the other shows the change (independent).
    2022-04-07 20:02:24下载
    积分:1
  • A basic SDH transmission module STM
    一个SDH中最基本传输模块STM-1的帧头检测器,verilog编程实现-A basic SDH transmission module STM-1 Header detector, verilog Programming
    2022-02-07 03:42:51下载
    积分:1
  • 按键边缘检测
    用Verilog编写的基于FPGA的按键边缘检测技术,通过此模块可以很好的消除在按键过程中因抖动或误按造成的 麻烦,同时,在边缘检测技术中使用了约翰逊计数器的思想,是的代码简介,思路清晰。源码中含有大量的注释,有助于读者更好地了解编码思想。
    2022-03-22 02:23:06下载
    积分:1
  • FPGA使用Xilinx复位
    Xilinx FPGA reset usage
    2022-02-01 16:18:58下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载