登录
首页 » VHDL » vhdl的源文件调试 !!!!!!!! flv视频

vhdl的源文件调试 !!!!!!!! flv视频

于 2023-03-14 发布 文件大小:3.69 MB
0 66
下载积分: 2 下载次数: 1

代码说明:

vhdl的源文件调试 !!!!!!!! flv视频-VHDL source file debugging! ! ! ! ! ! ! ! flv video

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • Toplevel VHDL Structural model of a system containing 8051
    Toplevel VHDL Structural model of a system containing 8051 -Toplevel VHDL Structural model of a system containing 8051
    2022-11-19 06:20:03下载
    积分:1
  • 刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。...
    刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。-Just write a 44 keyboard program, tune out of tune a lot of talent to give you a reference.
    2022-08-09 01:20:18下载
    积分:1
  • 1
    matlab code for JTAG cable checking
    2014-02-04 19:27:39下载
    积分:1
  • AD_100k
    ADC Reference code!Clock 100kHz
    2020-06-24 10:40:02下载
    积分:1
  • shizhong
    VHDL写时钟,分频模块什么,实现计时。定点报时,定点闹钟,显示年月日。(verilog HDL)
    2014-01-09 18:29:40下载
    积分:1
  • 课程设计-数字钟
    说明:  具有计时 设置时间 闹钟 秒表 功能的数字钟设计 外设矩阵键盘(Digital clock design peripheral matrix keyboard with the function of timing setting time alarm clock stopwatch)
    2020-05-18 17:11:07下载
    积分:1
  • 集成电路的I2C协议间
    inter integrated circuit i2c protocol
    2022-02-03 10:59:46下载
    积分:1
  • Noc
    说明:  credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • adder
    This the adder VHDL code, it contains input and output fild, also simulate file-adder
    2022-06-21 18:48:32下载
    积分:1
  • 696518资源总数
  • 106017会员总数
  • 8今日下载