登录
首页 » VHDL » Verilog prepared practical multi

Verilog prepared practical multi

于 2022-04-23 发布 文件大小:275.81 kB
0 39
下载积分: 2 下载次数: 1

代码说明:

verilog编写实用多功能电子表-Verilog prepared practical multi-function electronic Table

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • taxi
    出租车的计费功能的实现,计量模块、计费模块、控制模块、译码模块。(taxi fee)
    2010-01-16 22:25:33下载
    积分:1
  • 01_rtc_ds1302
    说明:  实现基于黑金开发板的实时时钟功能,显示时分秒(Realize the real-time clock function based on black gold development board, display time, minute and second)
    2021-01-11 14:40:12下载
    积分:1
  • EMIF
    EMIF接口调试代码,使用的是Verilog语言,FPGA与DSP通信,测试成功(EMIF interface debugging code that USES the Verilog language, FPGA and DSP communication, testing success)
    2020-12-04 10:39:24下载
    积分:1
  • NTR2120
    超低速的光纤一体发接收发送器,同于以前的光纤一体化接头都只适用于2M以上的通讯,如需将232等低速信号用光纤传输出,需要加复杂的调制解调电路,网动光电新生产的这款光纤头主要针对低速信号,可以传送DC-500KPS的信号,极大地简化了硬件设计.(Ultra-low-fat whole-speed fiber-optic transmitter receiver with fiber-optic integration in the previous joint only applies to more than 2M communications, etc. For the 232 low-speed optical fiber transmission of signals, the need to increase the complexity of the modulation and demodulation circuit, the net move Photoelectric new production of this first major response to low-speed fiber-optic signal, DC-500KPS can send the signal, greatly simplifying the hardware design.)
    2008-06-27 11:48:58下载
    积分:1
  • Vhdl实现的鼠标协议历程,代码可读性高,适合作为案例参考。
    Vhdl实现的鼠标协议历程,代码可读性高,适合作为案例参考。-VHDL realize the course of the mouse protocol, code readable, suitable as a reference case.
    2023-05-02 16:50:03下载
    积分:1
  • sonic
    基于FPGA的超声波测距,通过数码管显示距离(FPGA-based ultrasonic distance)
    2015-04-27 15:41:19下载
    积分:1
  • ahbapb
    说明:  AMBA2.0标准的AHB2APb桥,代码通过验证(AMBA2.0 standard AHB2APb Bridge, through the verification code)
    2008-11-30 23:57:31下载
    积分:1
  • SDRAM
    说明:  SDRAM的驱动程序,主要是对SDRAM各类状态进行驱动,有刷新模块、读、写模块等。(The driver of SDRAM mainly drives various states of SDRAM, including refresh module, read and write module.)
    2020-06-23 01:40:02下载
    积分:1
  • 一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧...
    一个16位cpu的vhdl代码。具体内容我也不清楚,自己慢慢研究吧-a 16 cpu of VHDL code. Specific content is not clear to me that their study it slowly
    2022-01-26 05:10:10下载
    积分:1
  • CCD_Verilog_1014
    基于CPLD器件的线型CCD东芝TCD1501的驱动程序,用verilog语言开发。(CPLD devices based on linear CCD driver Toshiba TCD1501 using Verilog language development.)
    2016-04-24 12:52:19下载
    积分:1
  • 696522资源总数
  • 104038会员总数
  • 40今日下载