登录
首页 » VHDL » Altera FIFO的多极级联,实现多个FIFO之间的数据传输。

Altera FIFO的多极级联,实现多个FIFO之间的数据传输。

于 2022-03-17 发布 文件大小:2.82 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

Altera FIFO的多极级联,实现多个FIFO之间的数据传输。-Altera FIFO multi-polar cascading between multiple FIFO data transmission.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FpMultiplier
    说明:  可调矩阵,最大32*32位浮点数乘法矩阵及仿真。(32*32 floating multiplication matrix)
    2021-02-09 00:25:23下载
    积分:1
  • adc_cfg
    说明:  adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
    2020-11-04 16:29:51下载
    积分:1
  • MAX2 EPLD 的测试程序, VHDL语言编写.
    MAX2 EPLD 的测试程序, VHDL语言编写.-MAX2 EPLD testing code, VHDL language.
    2022-01-26 06:18:20下载
    积分:1
  • spi
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
    2021-04-29 10:58:43下载
    积分:1
  • resolutionquartusII
    用verilog编写的分辨率提高的源代码 采用双线性插值(Written resolution with the verilog source code to improve the use of bilinear interpolation)
    2021-05-14 18:30:02下载
    积分:1
  • Copy-of-DIGITAL-VLSI-DESIGN
    a manual for design implementation of fpga and ASIC using verilog
    2012-09-04 17:34:58下载
    积分:1
  • blocking
    基于verilog语言的数据选择器,包括数据选择器的测试模块 (verilog language based on the data selector, including data selection for the test module)
    2007-03-22 09:05:10下载
    积分:1
  • adder2
    此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。(This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.)
    2010-10-30 15:14:06下载
    积分:1
  • This is a use of Xilinx macroblaze the user program will read from flash memory...
    这是一个利用xilinx的macroblaze将用户程序由flash读取至ddr内存的例程,关键是bootloader的写法。-This is a use of Xilinx macroblaze the user program will read from flash memory to ddr routine, the key is the wording of bootloader.
    2022-03-22 13:26:24下载
    积分:1
  • Rs232_Trans
    controller for sending serial data at different speeds
    2009-04-28 02:41:14下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载