登录
首页 » VHDL » Data Encryption Standard or DES

Data Encryption Standard or DES

于 2022-04-28 发布 文件大小:3.15 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

加密已经成为我们生活的一部分,我们

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADS1115
    本程序调试了TI的高精度模数转换芯片ADS1115,此模数转换器采用双积分型,16位,为IIC通信方式,调试较复杂,在对直流采集方面有着广泛的应用(This program debugging TI s high-precision analog-digital conversion chip ADS1115)
    2013-08-23 22:49:26下载
    积分:1
  • code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx-code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    2022-04-09 10:05:17下载
    积分:1
  • can_latest.tar
    用verilog编写的can总线控制器,包括设计参考历程和仿真程序,以及开发文档!(Written by verilog can bus controller, including the design reference course and simulation program, and the development of the document!)
    2015-07-23 19:55:03下载
    积分:1
  • 手把手教你学FPGA 语法篇
    编程规范是重中之重,带你书写良好的变成习惯(It is used to measure noise and detect road noise pollution. It is accurate and has good effect.)
    2018-03-10 20:49:51下载
    积分:1
  • 作者:新舜唐日期:2008
    --author: Suntion Tang --date: 2008-6-7 -- two warning --modify: By Suntion Tang at 2008-6-14 --description: 顶层文件,由于此系统简单, -- 且底层文件不多,故放弃原理图描述,采用VHDL语言描述-author: Suntion Tang date: 2008-6-7 two warning modify: By Suntion Tang at 2008-6-14 description: the top-level documents, as a result of this system is simple, and not more than the bottom of a document, they give up the schematic description of the use of VHDL language description
    2022-04-23 09:59:29下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • 我的学习经验,一种自适应分频及分频方法的实现,很好用的哦...
    我的学习经验,一种自适应分频及分频方法的实现,很好用的哦-my learning experience, an adaptive frequency-frequency method and the realization of the good, oh
    2022-02-03 01:08:00下载
    积分:1
  • ADC_Data_Recv_Module
    接收机测试输入信号, 生成正余弦波,采样率、频率、幅度、相位可调节 并将生成的数据进行输出 压缩包包括Verilog代码、testbench代码、word文档 matlab仿真代码(The receiver tests the input signal, Generation of positive cosine wave, sampling rate, frequency, amplitude, phase can be adjusted And output the generated data The compressed package includes the Verilog code, the testbench code Matlab simulation code)
    2017-12-08 17:56:02下载
    积分:1
  • 用可编程逻辑器件实现PWM波形即PWM波形发生器
    用可编程逻辑器件实现PWM波形即PWM波形发生器-Using programmable logic devices that realize PWM waveform PWM Waveform Generator
    2022-07-21 11:20:43下载
    积分:1
  • vhdl
    New files for pudn website
    2018-06-30 07:30:02下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载