-
DisplayPort Link training optimization
说明: 介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining
the signal integrity becomes increasingly more difficult. For many of todays
commonly used video interfaces, there are devices that can be used to assist in this
matter. However, the use of such a device is only partially documented in the DisplayPort
specification for the receiving image device, which means that the receiving
side of the video link is free to choose its own implementation. This report presents,
together with background research and design decisions, a suggestion for such an
implementation. This implementation would need to be compatible towards a wide
range of possible video Source devices and DisplayPort cables.)
- 2021-01-11 16:48:49下载
- 积分:1
-
codes
EKG SIGNAL PROCESSING THROUGH CORDIC
- 2013-09-29 01:46:17下载
- 积分:1
-
pipelined_fft_256
说明: 256 点fft的verilog source codec以及testbench(256 point fft, with verilog source codec and testbench)
- 2019-11-02 14:16:07下载
- 积分:1
-
lcd_system
LCD显示工程,其中包含了顶层文件和各个底层文件(LCD display project, which contains the top-level document and all underlying file)
- 2013-07-24 08:58:53下载
- 积分:1
-
teximeter
这是一个基于车租车计费器的模拟计算系统,用VHDL语言实现(This is a car rental billing based on the simulation system, using VHDL language)
- 2015-03-17 19:57:04下载
- 积分:1
-
SHA1算法
该文档中包含用Verilog编写bq26100的SHA1算法,以及含bq26100如何编写程序控制加密认证的详细步骤的PDF文档。该Verilog算法程序已经在实验中验证可行,代码已经过优化。
- 2022-08-18 21:12:56下载
- 积分:1
-
HDMI接口编解码传输模块ASIC设计_刘文杰
? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。
? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。
? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。
? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。
? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format.
Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface.
With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA.
The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768.
Complete the VGA display interface design.)
- 2020-06-25 04:00:02下载
- 积分:1
-
System Veirlog实现的AHB总线
使用System Veirlog实现的了AHB总线的全部功能,支持SPILI传输,支持RETRY传输,使用固定优先级仲裁机制,并写了两个简单的主从设备验证了总线的功能。Veirlog也可以如此实现
- 2022-05-20 05:43:09下载
- 积分:1
-
UDP
用verilog实现的UDP协议,包括arp,udp,ip分段协议等,对于想用FPGA实现TCP/IP协议的人来说,应该会起到一定的帮助作用(Implemented with verilog UDP protocols, including arp, udp, ip fragmentation protocol, etc., who want to achieve TCP/IP protocol with the FPGA people, should play a helpful role)
- 2021-04-05 04:39:03下载
- 积分:1
-
BCH3
BCH3.c,提供m<21以下的所有码长的BCH编解码模块。以供大家参考。谢谢(BCH encoder&decoder GF(2^m) m<21)
- 2021-01-26 11:58:36下载
- 积分:1