登录
首页 » VHDL » 这是一个FIR低通滤波器,以

这是一个FIR低通滤波器,以

于 2022-04-29 发布 文件大小:5.13 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

一个FIR低通滤波器,最小阻带衰减-30db,带内波动小于1db.用MAXPLUS2设计与仿真。-This is a FIR LPF, with-30dB in stop-band and sigma is less than 1dB. It is designed and simulated on MAXPLUS2.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • piso_beha_tb
    parllel toserial out test bench
    2015-02-08 00:28:32下载
    积分:1
  • 利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的
    利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
    2023-01-10 03:55:04下载
    积分:1
  • BCD_to_7_seg_decoder
    BCD to 7 segments display decoder
    2015-06-15 22:36:01下载
    积分:1
  • altera de2 开发板 vga lcd控制quatus 工程
    altera de2 开发板 vga lcd控制quatus 工程-altera de2 board vga lcd control quatus works
    2023-05-15 10:55:03下载
    积分:1
  • 用verilog写的CORDIC算法实现,很适合做超越函数的运算。通常用于实现正弦乘法,或者坐标变换。...
    用verilog写的CORDIC算法实现,很适合做超越函数的运算。通常用于实现正弦乘法,或者坐标变换。-The cordic arithmetic implemented by verilog is adapted to exceed function.It is usually used to implement sine multiplication or coordinate tuansform.
    2022-05-25 08:44:55下载
    积分:1
  • DDS
    基于FPGA器件的DDS设计实现中的一个核心部分就是波形存储表的设计。首先采用LPM_ROM和 VHDL选择语句这两种方法进行波形存储表的设计和比较分析 然后考虑到硬件资源的有限性及DDS的精度要 求,对这两种方法的程序进行了优化 最后对这两种方法设计的程序进行仿真和硬件调试。结果表明:采用这两种 方法都能有效地实现DDS中波形存储表的设计。 (DDS-based FPGA devices designed to achieve one of the core of the waveform is stored in table design. First of all, choose to adopt LPM_ROM and VHDL statements of these two methods for the design waveform storage tables and comparative analysis and then, taking into account the limited hardware resources and the accuracy of DDS, the two methods to optimize the process the last of these two methods of process design simulation and hardware debugging. The results showed that: the use of these two methods are all effective ways to achieve the DDS waveform stored in the table design.)
    2009-05-24 10:56:30下载
    积分:1
  • CAN协议控制器的Verilog实现
    说明:  基于FPGA的CAN总线控制器,VERILOGHDL源代码,Q2仿真实现。可用。(FPGA-based CAN Bus Controller, VERILOGHDL source code, Q2 Simulation. Available.)
    2020-11-26 15:29:31下载
    积分:1
  • simple eight CPU, containing PDF files. They can check details
    简单的8个CPU,包含PDF文件。他们可以查看详细信息
    2022-07-03 13:41:23下载
    积分:1
  • arm
    ARM教程,理解精辟,言简意赅,不错哦,欢迎大家看看(arm language )
    2009-02-18 20:06:42下载
    积分:1
  • can_controller
    基于FPGA的VHDL,can总线控制的设计与实现,在ISE下弄的。(FPGA-based VHDL, can control the design and implementation of the bus, get under the ISE' s.)
    2011-05-05 23:32:25下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载