登录
首页 » VHDL » Can realize the time digital clock display, and on the hours, minutes, seconds t...

Can realize the time digital clock display, and on the hours, minutes, seconds t...

于 2022-04-29 发布 文件大小:92.15 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

能实现数字钟中时间的显示,并可对小时,分钟,秒进行调整-Can realize the time digital clock display, and on the hours, minutes, seconds to adjust

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog-learning-experience
    初学学习verilog的经验,可以帮助新手以正确的思维方式,学习方法学习。(Verilog learning experience)
    2013-09-30 09:51:04下载
    积分:1
  • 96x96数字复用/解复用SPI
    96x96 Digital MUX/DEMUX via SPI
    2023-08-24 02:45:04下载
    积分:1
  • pj2-NO.6
    基于FPGA的电子密码锁设计-已在开发板上成功运行,通过老师检验。(FPGA based electronic password lock design- has been successfully developed on the development board, through the teacher inspection.)
    2017-05-26 11:54:44下载
    积分:1
  • program vending machine at the core function, with three kinds of commodity pric...
    程序实现自动售货机的核心功能,设有3种价格的商品,可选择数量,有找钱功能。-program vending machine at the core function, with three kinds of commodity prices, the number of choice, having to function.
    2022-12-29 09:45:03下载
    积分:1
  • Detailed description of the FPGA design flow of the entire FPGA design flow full...
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE-Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE
    2022-11-01 22:10:02下载
    积分:1
  • SDRAM_DDR
    SDRAM_DDR控制器verilog代码及中文说明文档。(The SDRAM_DDR controller Verilog code and documentation in chinese.)
    2013-02-06 10:48:57下载
    积分:1
  • USB_devide
    利用最新的嵌入式开发工具EDK,在FPGA 中完成对PDIUSBD12 的硬件定制和固件编程,从而在FPGA 中实现U S B 控制器, 并最终完成U S B 的枚举过程、驱动程序的开发和简单的应用。(Using the latest embedded development tools, EDK, in the FPGA completes its PDIUSBD12 custom hardware and firmware programming, in order to realize USB controller in the FPGA, and ultimately complete the USB enumeration process of driver development and simple应用.)
    2007-10-04 16:27:44下载
    积分:1
  • chuzuche
    出租车vhdl程序,并带有testbench仿真程序,通过开始按键复位,然后根据行使信号进行公里计数,起步价3公里8元钱,超过3公里一公里1元钱(Taxi vhdl program, with a testbench simulation program, started by the reset button, then the exercise kilometer count signal, starting at 3 km 8 yuan, more than three kilometers one kilometer dollar.)
    2016-07-14 14:41:24下载
    积分:1
  • 多功能信号发生器
     采用quartusⅡ仿真软件实现多功能信号发生器的FPGA设计,当输入端有时钟信号输入时,各个信号发生器模块独立运行,独立存在,发出各种信号,这些信号作为数据选择器的输入信号,在数据选择器的作用下,波形切换到相应的模块输出,将通过示波器显示出相应的波形图。
    2023-04-09 20:10:34下载
    积分:1
  • Self-study-syllabus-VSC-HVDC
    Syllabus for VSC-HVDC course
    2012-08-24 12:49:16下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载