登录
首页 » VHDL » 数字秒表设计

数字秒表设计

于 2022-08-24 发布 文件大小:195.87 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

资源描述这个秒表特点是计数到59分59秒9,并且有可以让计数暂停和清零。采用了二分频,六进制和十进制组合,加上扫描电路设计而成的。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • P2S
    Parallel to Serial converter Module
    2013-07-27 18:06:44下载
    积分:1
  • 本教程介绍了如何与IO设备在DE2板和H.
    This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
    2022-01-31 07:25:53下载
    积分:1
  • This is what I found online vhdl language used to write the sdram controller cod...
    这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱:wleechina@163.com-This is what I found online vhdl language used to write the sdram controller code. My mail : wleechina@163.com
    2022-03-26 03:30:04下载
    积分:1
  • recarry
    fir filter 程序 老师上课留的作业,在这里跟大家分享一下,希望能有所帮助(fir filter procedures teacher in the class to stay the operation here to share with you, hope can be helped)
    2006-10-11 19:34:43下载
    积分:1
  • mooor状态机的VHDL程序,代码,状态机,关键是分析各个状态之间的切换...
    mooor状态机的VHDL程序,代码,状态机,关键是分析各个状态之间的切换-mooor zhuangtaiji zhuagtaiji guanjianshi gege zhuangtai zhijian de qiehuan
    2022-02-06 05:30:36下载
    积分:1
  • 和picoblaze完全兼容的mcu ip core
    和picoblaze完全兼容的mcu ip core-And PicoBlaze fully compatible mcu ip core
    2023-08-22 23:25:04下载
    积分:1
  • Features: Based on the VHDL language, realize high
    功能:基于VHDL语言,实现对高速A/D器件TLC5510控制-Features: Based on the VHDL language, realize high-speed A/D control devices TLC5510
    2022-11-12 08:45:02下载
    积分:1
  • 这里收录的是《VHDL基础及经典实例开发》一书中12个大型实例的源程序。为方便读者使用,介绍如下: Chapter3:schematic和vhdl文件夹,分...
    这里收录的是《VHDL基础及经典实例开发》一书中12个大型实例的源程序。为方便读者使用,介绍如下: Chapter3:schematic和vhdl文件夹,分别是数字钟设计的原理图文件和VHDL程序; Chapter4:multiplier文件夹,串并乘法器设计程序(提示:先编译程序包); Chapter5:sci文件夹,串行通信接口设计程序; Chapter6:watchdog文件夹,看门狗设计程序; Chapter7:taxi文件夹,出租车计价器设计程序; Chapter8:elevator文件夹,高层电梯控制器设计程序; Chapter9:cymometer1和cymometer2文件夹,前者是计数测频设计程序,后者是等精度测频设计程序; Chapter10:digital_lock文件夹,数字密码锁设计程序; Chapter11:I2C文件夹,I2C控制器设计程序; Chapter12:fifo文件夹,异步FIFO设计程序; Chapter13:dds文件夹,数字频率合成设计程序; Chapter14:vLA文件夹,虚拟逻辑分析仪设计程序。 -this book includes 12 detail examples of the source program
    2023-04-08 00:15:03下载
    积分:1
  • FIRfilterverilogHDL
    FIR滤波器的verilog HDL代码示例,以16阶为例(Verilog HDL code for fir filter)
    2015-07-08 17:05:38下载
    积分:1
  • oooo
    基于fpga和51单片机的等精度频率计,通过fpga对信号进行采集,数据传给单片机计算,再由12864进行显示,可进行频率,周期,脉宽,占空比,幅值等的测量。(Fpga and 51 microcontroller based precision frequency meter, through fpga for signal acquisition, data to the microcontroller to calculate, and then by 12864 for display, can be measured frequency, period, pulse width, duty cycle, the amplitude and the like.)
    2014-11-13 19:02:07下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载