登录
首页 » VHDL » Altera FPGA IP core of the source code for the use of Altera FPGA design to prov...

Altera FPGA IP core of the source code for the use of Altera FPGA design to prov...

于 2022-04-30 发布 文件大小:48.19 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

ALTERA的FPGA的IP核的源代码,为使用ALTERA的FPGA的相关设计提供参考.-Altera FPGA IP core of the source code for the use of Altera FPGA design to provide the relevant information.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 拥有VGA彩色信号发生器Verilog ISE环境
    自己编的VGA彩条信号发生器verilog ise环境-Own the VGA color signal generator verilog ise Environment
    2023-01-14 23:05:03下载
    积分:1
  • 2022-09-30 22:40:03下载
    积分:1
  • Based on VHDL+ FPGA design of the DDS signal gennerator has been through debug mode
    一个用VHDL设计的DDS信号发生器,包括两个pics的仿真结果。
    2022-09-21 09:15:03下载
    积分:1
  • 5-15
    用verilog语言实现基于DDS技术的余弦信号发生器,其输出位宽为16比特(Verilog language cosine signal generator based on DDS technology, the output bit width is 16 bits)
    2013-04-18 22:58:05下载
    积分:1
  • Verilog
    32位存储器Verilog附带test文件,可以在modulesim仿真 还有加法、减法器,译码器等常用Verilog器件,都附带仿真test。(Memory test with Verilog)
    2010-07-17 17:20:00下载
    积分:1
  • Input_filter
    Module for filtering input digital signal
    2015-03-05 16:53:07下载
    积分:1
  • aiqingmaimai
    数字钟蜂鸣器音乐——爱情买卖,很时尚的闹钟音乐代码,经测试,很有感觉。(Digital clock buzzer music- love trading, very stylish alarm clock music code, tested, great feeling.)
    2020-12-28 01:19:01下载
    积分:1
  • CCD-color-image-interpolation
    CCD图像的颜色插值算法研究及其FPGA实现方法(Color CCD image interpolation algorithm and its FPGA implementation)
    2021-05-14 18:30:03下载
    积分:1
  • alu
    说明:  用Verilog编写的简单的运算单元(ALU),可实现加、减、与、或、异或、非、左、右移等功能(Verilog prepared with simple arithmetic unit (ALU), can be add, subtract, and, or, exclusive-OR, non-, left, and other functions shifted to right)
    2009-07-28 16:20:52下载
    积分:1
  • uart
    uart 发送模块接收模块及tb,其中可以选择不同波特率进行收发,代码带有详细注释。(UART sending module and receiving module)
    2020-06-20 20:00:02下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载