登录
首页 » VHDL » verilog编写的alu模块

verilog编写的alu模块

于 2022-11-20 发布 文件大小:1.36 kB
0 161
下载积分: 2 下载次数: 1

代码说明:

verilog编写的alu模块-Verilog modules prepared by the ALU

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog程序设计教程,适合初学者。
    verilog程序设计教程,适合初学者。-verilog programming tutorial for beginners.
    2023-03-06 05:00:04下载
    积分:1
  • A4_Oscilloscope_Top
    数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • a
    说明:  利用FPGA实现SDH开销中帧头A1A2的检测(FPGA implementation using SDH overhead in the frame header detection of A1A2)
    2010-05-25 21:17:03下载
    积分:1
  • fir-filter
    11阶fir数字滤波器的verilog程序设计,线性相位,系数量化处理(11 order of fir digital filter verilog programming, linear phase, the coefficient quantization)
    2012-03-05 10:33:03下载
    积分:1
  • EDK_Tutorial_1
    EDK tutorial 1 ----------------
    2013-04-04 10:18:46下载
    积分:1
  • FPGA使用Xilinx复位
    Xilinx FPGA reset usage
    2022-02-01 16:18:58下载
    积分:1
  • Verilog计数器、编码器、加法器
    verilog编码器、计数器、加法器的程序(Verilog encoder, counter, adder procedures)
    2019-01-26 21:50:01下载
    积分:1
  • shockware
    VHDL 波形防止抖动程序,学习试验材料(VHDL prevent jitter waveform procedures, the pilot study materials)
    2007-03-01 13:15:37下载
    积分:1
  • 23
    说明:  基于FPGA的液晶显示控制器的设计,FPGA用的是EP2C5,LCD用的是ST7920内核的122*32点阵的LCD,显示中西文字符(FPGA-based LCD display controller design, FPGA is used EP2C5, LCD is used in the ST7920 core of 122* 32 dot matrix LCD, display of Chinese and Western characters)
    2009-06-19 22:01:23下载
    积分:1
  • FPGA
    实现温度显示,接温度传感器。在4数码管上显示小数点后两位的温度(temperture of FPGA)
    2012-03-28 23:12:48下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载