-
ethernet_udp_ep4c_ok_final
用ALTERA的FPGA实现UDP通信源代码(FPGA UDP)
- 2015-04-27 01:15:36下载
- 积分:1
-
加法器(使用verilog编写的),虽然简单,但是这也是学习verilog最基础的东西!希望大家一起学习!...
加法器(使用verilog编写的),虽然简单,但是这也是学习verilog最基础的东西!希望大家一起学习!-The accumulator (uses the verilog compilation), although it is simple, but this also is studies most foundation of the verilog! Hopes everybody studies together!
- 2023-07-08 05:35:13下载
- 积分:1
-
LPC1788_VGA_COLOR
鼎lpc1788尚开发板的vga的显示,1024x768(lpc1788board,lcd to vga display,1024x768)
- 2014-12-15 13:34:06下载
- 积分:1
-
am
基于FPGA的用verilog语言写的,改程序可产生不同调制系数和不同频率的AM波,长按按键切换调制度25 、50 、75 和短按按键切换调制信号频率1k、1.5k、2k、2.5k.(Based on the FPGA using verilog language, change the program can produce different coefficients and different frequency modulated AM wave, long press the button to switch the modulation of 25 , 50 , 75 and short press button to switch the modulation signal frequency 1k, 1.5k, 2k, 2.5k.)
- 2013-10-14 22:14:56下载
- 积分:1
-
lesson1
eda的入门学习课件,老师不错,内容页挺好的(eda learning files)
- 2012-12-14 22:39:31下载
- 积分:1
-
在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。...
在Quartus环境中,采用VHDL语言编写的出租车计费系统,系统共分为分频、状态切换、记程、计费等模块,模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
- 2022-02-25 18:59:33下载
- 积分:1
-
generateCAcode
gps C/A码生成
生成gps32颗卫星伪码,方便,经过测试(gps C/A code generation to generate pseudo-code satellites gps32, convenient and tested)
- 2021-05-13 04:30:02下载
- 积分:1
-
FPGA实现12路pwm
采用vhdl语言实现12路的pwm波控制。-Language implementation using vhdl wave pwm control of the road 12.
- 2022-04-28 14:34:54下载
- 积分:1
-
DAC5578_I2C
TI公司的DAC5578驱动程序,经测试过的,CSDN资源分享(DAC5578 Driver of TI Company Tested and CSDN Resource Sharing)
- 2020-06-18 21:40:01下载
- 积分:1
-
designers guide to vhdl(third edition)
说明: designers guide to vhdl(third edition)这本书好像在国外vhdl入门中挺流行的, 爱思维尔有资源,但是是各个章节散装的, 我把它们合成了(The book designers guide to vhdl (third edition) seems to be very popular in foreign vhdl entry. Ixel has resources, but it is a loose chapter of each chapter, I synthesized them)
- 2021-01-14 16:23:11下载
- 积分:1