网站首页

加法器（使用verilog编写的）,虽然简单，但是这也是学习verilog最基础的东西！希望大家一起学习！...

于 2023-07-08 发布文件大小:131.22 kB

 0  140

下载积分: 2 下载次数: 1

我要下载

代码说明：

加法器（使用verilog编写的）,虽然简单，但是这也是学习verilog最基础的东西！希望大家一起学习！-The accumulator (uses the verilog compilation), although it is simple, but this also is studies most foundation of the verilog! Hopes everybody studies together!

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

tlc549
数字电压表的实现，VHDL语言实现，AD采用TLC549，通过学习，了解AD采集过程(The realization of digital voltage meter, VHDL language, AD using TLC549, by learning to understand the acquisition process AD)

2009-07-09 09:15:15下载

积分：1
ACO-OFDM
ACO-OFDM sdakldjas seuekdsjakdnskd

2021-04-13 22:58:55下载

积分：1
asynchronous serial communication port of the FPGA, function (1) serial data rec...
异步串口通信口在FPGA实现，功能有（1）串行数据接收的同步控制；（2）串行数据发送的同步控制-asynchronous serial communication port of the FPGA, function (1) serial data receiver synchronization control; (2) the transmission of serial data synchronization control

2023-06-21 16:25:03下载

积分：1
uart
UART功能,可以增加在NIOS2內,主要來做外部Flash的擦除及寫入,需搭配上位機傳輸字串來控制(UART function, can increase the NIOS2, the main external Flash to do the erase and write, to be a string with the host computer to control the transmission)

2011-08-25 09:32:35下载

积分：1
project1
音乐计算器的设计与实现。完成加减与或比较计算，能显示进位借位零位，能根据结果的正负发出两首不同的音乐。(Design and implementation of music calculator. Complete addition and subtraction and comparison calculation, can display carry and borrow zero, can send out two different music according to the positive and negative results.)

2020-08-16 23:38:25下载

积分：1
reverse-string
programe reverse a string in c

2015-04-13 17:09:26下载

积分：1
sd_models_verilog
测试过可用的SD仿真模型，VERILOG语言(SD card simulation modle, test OK)

2021-02-26 20:09:37下载

积分：1
and-gate
programming of and gate

2016-11-22 14:30:48下载

积分：1
AD7768 Verilog Driver
说明： 8通道24Bit同步A/D芯片AD7768的SPI接口例程(SPI interface routine of 8-channel 24bit synchronous A / D chip ad7768)

2020-01-10 21:13:21下载

积分：1
My_POC
Simulating the functions of POC.(Simulating the functions of POC. In VHDL, with ISE.)

2017-09-12 15:12:32下载

积分：1

696516资源总数
106478会员总数
6今日下载

加法器（使用verilog编写的）,虽然简单，但是这也是学习verilog最基础的东西！希望大家一起学习！...

0 个回复

热门标签

热门下载