登录
首页 » VHDL » Using VHDL realize the divider, so very, simulation adopted

Using VHDL realize the divider, so very, simulation adopted

于 2023-06-11 发布 文件大小:2.97 kB
0 86
下载积分: 2 下载次数: 1

代码说明:

用VHDL实现的除法器,非常好使,仿真通过了-Using VHDL realize the divider, so very, simulation adopted

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • shudianshiyan
    数字电路与逻辑设计实验编程,包含多功能电子钟程序,实用,简易(Digital circuits and logic design experiments programming, including multi-function electronic clock procedures, practical, simple)
    2011-07-07 08:52:13下载
    积分:1
  • Study the performance of state machine. Rar inspect the performance of state mac...
    状态机的性能考察.rar 状态机的性能考察.rar-Study the performance of state machine. Rar inspect the performance of state machine. Rar
    2023-04-13 19:15:04下载
    积分:1
  • UC1608-24064
    UC1608 24064驱动 COG LCD驱动程序(UC1608 24064)
    2011-09-09 08:24:24下载
    积分:1
  • keyscan
    用verilog语言写的简单的键盘扫描代码,适合初学者,用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)
    2013-09-13 22:59:11下载
    积分:1
  • 吠陀的多路复用器
    吠陀复用代码执行乘法的4位和8位使用进位选择加法器
    2023-03-14 03:55:03下载
    积分:1
  • VGA_DE2_6V
    VGA显示彩条DE2_70开发板 验证过的(VGA display color bar DE2_70 development board validated)
    2014-01-07 15:52:09下载
    积分:1
  • This code for countor . it is design in verilog HDL.
    This code for countor . it is design in verilog HDL.
    2022-07-27 18:33:04下载
    积分:1
  • polar_encoder_1024 (1)
    该部分的主要功能是完成基于FPGA的polar码编码。(The main function of this part is to complete the FPGA-based polar code coding.)
    2021-01-10 16:58:50下载
    积分:1
  • DDR2 SDRAM 控制器的FPGA实现
    DDR2 SDRAM 控制器的FPGA实现-DDR2 SDRAM controller FPGA to achieve
    2022-03-22 23:48:44下载
    积分:1
  • 8位数字显示的简易频率计
    (1)能够测试10HZ~10MHZ的方波信号; (2)电路输入的基准时钟为1HZ,要求测量值以8421BCD码形式输出; (3)系统有复位键; (4)采用分层次分模块的方法,用Verilog HDL进行设计,并对各个模块写出测试代码; (5)具体参照说明文档(包含源代码,仿真图,测试波形,详细的设计说明)(A square wave signal capable of testing 10HZ~10MHZ; (2) the reference clock input by the circuit is 1HZ, and the measured value is output in the form of 8421BCD code; (3) the system has a reset key; (4) adopt the method of layering sub sub module and design with Verilog HDL; (5) write test simulation program.)
    2020-12-02 02:59:26下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载