登录
首页 » VHDL » Using VHDL realize the divider, so very, simulation adopted

Using VHDL realize the divider, so very, simulation adopted

于 2023-06-11 发布 文件大小:2.97 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

用VHDL实现的除法器,非常好使,仿真通过了-Using VHDL realize the divider, so very, simulation adopted

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FFT_FPGA_Verilog-master
    xilinx ise开发环境中fft IP核调用,仿真(Xilinx ise development environment FFT IP core call, simulation)
    2018-07-08 23:28:46下载
    积分:1
  • VHDL_to_UART
    用VHDL编写的串口通讯程序,包括几个不同的程序例子,也可以用verilog进行改写。()
    2007-08-09 09:54:40下载
    积分:1
  • DA_TLC5620
    是基于FPGA的5620的数模转换芯片底层的应用程序,希望有用。(Is a digital-analog converter chip underlying the 5620 FPGA-based applications, and I hope useful.)
    2013-12-15 10:43:21下载
    积分:1
  • AMBA-Bus_Verilog_Model
    说明:  该源码包是2.0版本的AMBA总线的Verilog语言模型,主要包括5个部分:AHB总线仲裁器,AHB-APB总线桥接器,AHB总线上从设备ROM模型,AHB总线上从设备RAM模型,参数定义。(This source code package is the model of V2.0 AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_Rom_Slave, AHB_Ram_Slave,Defines.)
    2021-04-25 21:48:46下载
    积分:1
  • AV视频信号输入后,存入SDRAM中然后在PC上面进行显示的代码。...
    AV视频信号输入后,存入SDRAM中然后在PC上面进行显示的代码。-AV video signal input into the SDRAM in the PC and then display the code above.
    2023-03-27 03:30:03下载
    积分:1
  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • IIC slave controller source code
    IIC slave controller source code
    2022-02-15 09:45:19下载
    积分:1
  • 8位相等比较器,比较8位数是否相等
    8位相等比较器,比较8位数是否相等 -- 8-bit Identity Comparator -- uses 1993 std VHDL -- download from www.pld.com.cn & www.fpga.com.cn-eight other phase comparators, Comparing the same whether the median 8-- 8-bit Identity Comparator-- uses 1993 std VHDL-- download from www.pld.com.cn
    2022-06-21 10:57:15下载
    积分:1
  • CameraLink_Oserdes2_test
    40M时钟输入经过iserdes倍频到960M(input 40M o clock and output 960M )
    2014-02-25 14:06:38下载
    积分:1
  • vhdl_quick-learn
    vhdl learnig material............
    2015-08-07 19:09:24下载
    积分:1
  • 696518资源总数
  • 106174会员总数
  • 31今日下载