-
组合下载器SCH-3-RENEW
说明: 有自己制作的下载器原理图,包含了stlinkv2,XDS100V3,USBBLASTER.原理图和封装,一款多功能下载器。(Have their own production downloader schematic diagram, contains stlinkv2, XDS100V3, USBBLASTER. Schematic diagram and encapsulation, a multi-function downloader.)
- 2019-02-28 17:27:16下载
- 积分:1
-
recarry
fir filter 程序
老师上课留的作业,在这里跟大家分享一下,希望能有所帮助(fir filter procedures teacher in the class to stay the operation here to share with you, hope can be helped)
- 2006-10-11 19:34:43下载
- 积分:1
-
课程设计-数字钟
说明: 具有计时 设置时间 闹钟 秒表 功能的数字钟设计 外设矩阵键盘(Digital clock design peripheral matrix keyboard with the function of timing setting time alarm clock stopwatch)
- 2020-05-18 17:11:07下载
- 积分:1
-
用verilog语言实现的霍夫曼压缩编码算法
说明: 一种用verilog语言实现的霍夫曼压缩编码算法(Huffman compression implemented by Verilog)
- 2019-11-18 18:29:45下载
- 积分:1
-
DDA_xy
说明: 运用Verilog 语言进行数字积分法,将X轴和Y轴进行插补运算。(Verilog language using digital integration method, the X axis and Y axis interpolation operations.)
- 2020-11-27 18:19:30下载
- 积分:1
-
smartWasher
QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
- 2020-11-06 13:19:49下载
- 积分:1
-
4BITMUIT
利用LPM_MUIT宏模块设计一个四位数据乘法器(Use LPM_MUIT macro module design a four data Multiplier)
- 2013-09-05 10:06:52下载
- 积分:1
-
Verilog-shift-mulfunction
FPGA verilog 实现任意位宽的移位相乘法,有符号小数或者有符号整数相乘。函数调用方式(FPGA verilog achieve any bit-wide shift multiplication , signed or signed decimal integer multiplication . Function call
)
- 2014-06-21 17:08:12下载
- 积分:1
-
测试图_彩条-可以改分辨率
verilog实现的测试图,可设置分辨率。彩条发生器产生的由三基色、三补色以及黑白八种颜色按照亮度递减的顺序,从左至右依次排列的,竖条纹标准测试信号。
白——黄——青——绿——紫——红——蓝——黑;
- 2022-10-14 20:25:03下载
- 积分:1
-
stm32-and-fpga-communication-by-spi
该实验完成的功能是STM32与FPGA通信(The function of the experiment is STM32 and FPGA communication)
- 2020-11-16 09:29:42下载
- 积分:1