网站首页

登录

SHIFT_8REG是8位的一个具有移位功能的寄存器，每一次数据打入都会从这个寄存器的最低位打入，并相应进行向左移位。 ODD_110BREG是一个3位的备...

于 2022-05-15 发布文件大小:836.22 kB

 0  126

下载积分: 2 下载次数: 1

我要下载

代码说明：

SHIFT_8REG是8位的一个具有移位功能的寄存器，每一次数据打入都会从这个寄存器的最低位打入，并相应进行向左移位。 ODD_110BREG是一个3位的备份寄存器，寄存器中存放的是奇数帧的同步头，也就是110。 EVEN_9BHREG是一个8位的备份寄存器，寄存器中存放的是偶数帧的同步头，也就是10011011。这两个寄存器的初始值在系统一开始就打入。 -SHIFT_8REG is eight with a displacement of the functional Register, Each will enter the data from the register into the lowest point, and the left shift accordingly. ODD_110BREG is a three backup Register, the Register is stored in the odd frame synchronization head, is 110. EVEN_9BHREG 8 is a backup Register, which register is kept even the first frame synchronization, is 10011011. This register the two initial value of the system into a start.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

final-delivery
Block LU decompostion of a matrix

2014-10-08 15:33:16下载

积分：1
带自适应波特率发生器UART实现，经过FPGA验证的！
带自适应波特率发生器UART实现，经过FPGA验证的！-UART baud rate generator with adaptive realization, after FPGA validation!

2023-01-21 06:20:04下载

积分：1
zuoye2
主要编写了一组二进制数据通过根升余弦滤波器后的波形，但并没有使用ISE内部的FIR滤波器内核，该程序相当于编写了一个根升余弦滤波器。(Mainly prepared a set of binary data through the root raised cosine filter waveform after, but did not use the ISE internal FIR filter kernel, the program is equivalent to the preparation of a root raised cosine filter.)

2013-09-18 15:24:13下载

积分：1
frequency
基于FPGA的频率测量，能测量方波信号的频率、占空比、相位差。范围100mHz~200MHz，精度0.0001Hz(The frequency measurement based on FPGA can measure the frequency, duty cycle and phase difference of the square wave signal. Range 100mHz~200MHz, precision 0.0001Hz)

2018-06-29 16:48:41下载

积分：1
shift example
shift example for verilog

2018-12-18 05:24:04下载

积分：1
3。这个核心的分配必须是免费的。充电
3. Distribution of this core must be free of charge. Charging is -- allowed only for value added services. Value added services -- would include copying fees, modifications, customizations, and -- inclusion in other products.-3. Distribution of this core must be free of charge. Charging is-- allowed only for value added services. Value added services-- would include copying fees, modifications, customizations, and-- inclusion in other products.

2022-01-31 13:42:46下载

积分：1
MyPCICard
是用于pci开发的核，可以将硬件的信息映射到然间上来节省出开发人员用于了解硬件的时间 (Pci developed for nuclear, hardware information can be mapped to the inter-ran up to save the developers time to understand the hardware)

2008-08-10 19:49:03下载

积分：1
6_42
An FPGA Implementation of a HoG-based Object Detection Processor

2016-04-07 23:42:05下载

积分：1
PWM
说明：通过一个计数器来实现输出信号的占空比要求，可以将duty_cycle分配到拨码开关上,LED分配到发光二极管上,然后调节拨码开关,即可看到LED的亮度发生变化.(The duty cycle of the output signal can be assigned to the dial switch by a counter, and the LED can be assigned to the light emitting diode. Then the brightness of the LED can be seen by adjusting the dial switch.)

2020-06-16 13:20:02下载

积分：1
S04_基于ZYNQ的HLS 图像算法设计基础
VIVADO HLS IMAGE 使用文档(vivado image processing example text of zynq)

2020-06-17 11:40:02下载

积分：1

696518资源总数
105895会员总数
18今日下载