登录
首页 » VHDL » RISC

RISC

于 2022-05-20 发布 文件大小:225.45 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

RISC-DSP组合处理器设计优化[1].-RISC-DSP processor design portfolio optimization [1].

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hdmi_demo
    hdmi 视频编解码输入输出模块,verilog实现(hdmi encoder and decoder in verilog.)
    2020-07-28 17:08:41下载
    积分:1
  • DE2 will connect to the LCD layout for Terasic off technology companies attached...
    DE2将连接到LCD布局上,为Terasic off技术公司附上系统代码
    2023-02-16 06:25:03下载
    积分:1
  • top
    脉冲多普勒雷达回波信号相干积累的VHDL源程序(pulse Doppler radar echo signal coherent accumulation of VHDL source)
    2021-04-22 20:28:48下载
    积分:1
  • the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
    ep2c5 实现 段寄存器 verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
    2022-03-15 03:31:41下载
    积分:1
  • prj_ex_5
    自动化仿真平台的搭建使用代码,经过具体的仿真和优化,发现代码完全可用(The automated simulation platform is built using code, and after specific simulation and optimization, it is found that the code is fully available)
    2017-09-21 15:11:33下载
    积分:1
  • CPLD LATTICE1032测试模式代码
    CPLD LATTICE1032测试模式代码-CPLD LATTICE1032 test model code
    2022-04-01 10:27:47下载
    积分:1
  • hanming
    用Verilog语言实现汉明编码,很粗燥,是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)
    2010-10-01 13:08:16下载
    积分:1
  • FIFO
    This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
    2013-10-04 00:41:42下载
    积分:1
  • stop_watch
    采用Quartus2编写的电子秒表电路 实现计时、暂停等功能(Quartus2 prepared using electronic stopwatch timer circuit, suspension and other functions)
    2008-04-27 13:04:03下载
    积分:1
  • 硬件描述语言
    verilog HDL 4×4矩阵键盘驱动程序包括硬件电路图-verilog
    2022-04-27 04:55:21下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载