- 
                        Frame-synchronization
                        
                          FPGA 帧同步源代码  调试无错误 ALTERA 平台(Frame synchronization
FPGA)                         
                            - 2011-06-21 10:41:22下载
- 积分:1
 
- 
                        shudianshiyan
                        
                          数字电路与逻辑设计实验编程,包含多功能电子钟程序,实用,简易(Digital circuits and logic design experiments programming, including multi-function electronic clock procedures, practical, simple)                         
                            - 2011-07-07 08:52:13下载
- 积分:1
 
- 
                        ad9226
                        
                          说明:  ad 9226 数据采集芯片的  FPGA  实现,FPGA 对数据的采集准确,通过仿真和实测(The FPGA implementation of ad9226 data acquisition chip,FPGA data acquisition accuracy, through simulation and measurement.)                         
                            - 2020-01-12 19:08:30下载
- 积分:1
 
- 
                        ddr3_mig8
                        
                          fpga实现ddr数据收发测试,完整的工程,下载解压后,即可正确运行,已多次验证无误(FPGA DDR data receive and receive test, complete engineering, download and unzip, can run correctly, has been verified many times)                         
                            - 2018-01-18 21:05:12下载
- 积分:1
 
- 
                        MultVerilog.pdf
                        
                          Multiplication in Verilog code                         
                            - 2012-12-01 19:17:55下载
- 积分:1
 
- 
                        FIFO_UVM_VIP
                        
                          说明:  用uvm验证方法学验证异步fifo,文件包括异步FIFOrtl代码和uvm组件(Verification of asynchronous FIFO with UVM)                         
                            - 2021-04-28 09:48:44下载
- 积分:1
 
- 
                        Dodge_block
                        
                          说明:  用Verilog实现的基于FPGA的简单避障游戏(A game based on FPGA,using Verilog)                         
                            - 2020-07-29 22:38:39下载
- 积分:1
 
- 
                        VHDLFIFO
                        
                          用Verilog 写一个8x16 的FIFO,完成先入先出的功能,并且在FIFO读空时输出EMPTY
有效信号,读指针RP 不再移动;FIFO 写满时输出FULL 有效信号,并且即使WR 有效也
不再向存储单元中写入数据(写指针WP 不再移动)。
(NO)                         
                            - 2020-09-20 20:17:51下载
- 积分:1
 
- 
                        multifreqvhdl
                        
                          说明:  资料是本人根据相关文献资料用vhdl语言编写的旋转机械鉴相信号倍频的程序,multifre1.vhd是倍频程序,multifre1.vwf是仿真波形文件,stp1.stp是虚拟逻辑分析仪signaltap文件。该倍频程序可以直接使用,可以设置倍频数,修改实体参数N即可。(According to the literature data is the information I have written in with vhdl Rotating Machinery Kam believe that the procedure multiplier number, multifre1.vhd is the multiplier process, multifre1.vwf is the simulation waveform files, stp1.stp a virtual logic analyzer signaltap file. The multiplier process can be used directly, you can set the multiplier number, modify the parameter N can be solid.)                         
                            - 2010-04-26 16:05:18下载
- 积分:1
 
- 
                        pinlvji
                        
                          频率计 
测量范围1-100MHz 
测量阈值0.1s
计数部分为FPGA/CPLD 
语言VHDL
显示部分为51
单片机加八位数码管 
语言C(Frequency meter
Measuring range 1-100 MHZ
Measure threshold is 0.1 s
Count part of FPGA/CPLD
Language VHDL
Display part of 51
MCU with eight digital tube
Language C)                         
                            - 2020-10-30 20:39:55下载
- 积分:1