-
SPWM_FPGA
用FPGA实现SPWM波输出,其中包含三角波和正弦波(With the FPGA realization of SPWM wave output, including triangle wave and sine wave
)
- 2015-04-19 11:24:18下载
- 积分:1
-
This procedure for the serial communication procedures, the use of Verilog langu...
此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.
- 2022-04-22 21:51:37下载
- 积分:1
-
8051IP nuclear source code
8051IP 核源代码-8051IP nuclear source code
- 2022-05-17 06:21:49下载
- 积分:1
-
3FP
一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
- 2013-08-25 00:41:29下载
- 积分:1
-
c语言编写51单片机键盘扫描程序,方便移植到其他的硬件上去...
c语言编写51单片机键盘扫描程序,方便移植到其他的硬件上去-51 Singlechip c language keyboard scanning procedures for transplantation to other hardware up
- 2023-09-08 23:40:03下载
- 积分:1
-
EDA
EDA-Verilog 编码原则,初学者必看!-EDA-Verilog coding principles, beginners must-see!
- 2022-02-20 01:38:26下载
- 积分:1
-
用VHDL写的源代码程序,包涵三人表决器,七人表决器,全加器以及模24,模60的计数器,都是单文件的,由于程序小又多,所以集中在一起,供新学习VHDL语言的朋友...
用VHDL写的源代码程序,包涵三人表决器,七人表决器,全加器以及模24,模60的计数器,都是单文件的,由于程序小又多,所以集中在一起,供新学习VHDL语言的朋友们参考。-With VHDL source code written procedures, includes three of the voting machine, vote on seven people, and full adder, as well as modulus 24, modulus 60 counters, are single-file, as many small procedures, so together for the new Learning VHDL Language Reference friends.
- 2022-02-02 08:32:12下载
- 积分:1
-
cic_compensating
CIC 补偿滤波器。采用两种方法来设计,一个是frequency sampling method。另一个是Equal Rippler Design Method。这是一个非常有用的matlab代码。(CIC compensation filter. Two ways to design a frequency sampling method. The other is an Equal Rippler Design Method. This is a very useful matlab code.)
- 2012-10-17 14:22:08下载
- 积分:1
-
LCD的Spartan3E FPGA VI
LCD SpartaN3E fpga vi
- 2022-01-29 03:37:34下载
- 积分:1
-
1024
1024点FFT快速傅立叶变换,(vhdl代码)-1024-point FFT vhdl
- 2022-04-25 16:04:00下载
- 积分:1