登录
首页 » VHDL » 实用的程序代码,希望对大家有用,已经调试通过

实用的程序代码,希望对大家有用,已经调试通过

于 2022-06-03 发布 文件大小:184.99 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pid-vhdl
    基于vhdl的pid控制器设计,可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
    2014-05-12 21:15:37下载
    积分:1
  • 交通灯的VERILOG实现,含详细中文注释.
    交通灯的VERILOG实现,含详细中文注释.-Verilog realize traffic lights, with detailed notes in Chinese.
    2022-05-15 02:49:07下载
    积分:1
  • Single-CPU
    简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • DE0-PWM-Led-Drive---simulation
    DE0_PWM_LED_DRİ VE_Sİ MULATİ ON
    2015-12-04 16:32:56下载
    积分:1
  • 16x2液晶显示驱动设计的FPGA。
    16X2液晶显示屏的FPGA显示驱动设计。-16x2 LCD display driver design of the FPGA.
    2022-02-27 02:16:22下载
    积分:1
  • 中值滤波算法
    中值滤波实现。选择在Vivado软件上采用Verilog语言来编写中值滤波算法,搭建出完整的数据处理系统架构,通过仿真和验证来判断数据的处理效果,并在实际的设计过程中根据出现的问题提出解决方案。(Median filter implementation. The author chose Verilog language to write the median filter algorithm in Vivado software, built a complete data processing system architecture, judged the data processing effect through simulation and verification, and proposed a solution according to the problems in the actual design process.)
    2018-05-30 13:44:03下载
    积分:1
  • pal制视频的显示
    代码来源http://www.spacewire.co.uk/video.html,需要CRT显示ITU.656格式的视频的可以参考
    2022-06-02 03:09:20下载
    积分:1
  • MIPS_LANG
    说明:  verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
    2020-06-18 04:40:02下载
    积分:1
  • singlecycle_mips
    single cycle mips design by verilog.
    2020-09-07 19:48:02下载
    积分:1
  • 3M
    说明:  在FPGA实验操作系统实现ASK,FSK,PSK的调制解调,基带信号由M序列发生器产生,经过AD模块在示波器上进行显示,精油DA模块在同一块实验板上进行解调操作,生成信号控制LED灯的亮灭,并与调制输出信号在示波器上同时展示,并进行对比。基带信号为3MHz。(In the FPGA operating system experiment implementation ASK, FSK, PSK modulation and demodulation of the baseband signal generated by the M sequence generator, through the AD module on the oscilloscope display module, oil DA demodulation operation in the same block experiment board, the signal generation control LED lights off, and the modulated output signal displayed on the oscilloscope at the same time, and compared.)
    2018-02-09 20:07:01下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载