登录
首页 » VHDL » VHDL的VGA键盘

VHDL的VGA键盘

于 2022-06-11 发布 文件大小:3.44 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

应用背景用键盘上的应用程序,如文字,以矩阵为主导。关键技术键盘的PS / 2在DE2 115编程。它是有用的,重要的是要了解如何在DE2用VHDL键盘程序

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的...
    一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的-A cpu of the VHDL language program. A very good cpu the VHDL language program. Very good
    2022-03-24 08:58:44下载
    积分:1
  • FPGA_PSK
    说明:  可以实现2PSK的信号调制,已经过Modelsim波形仿真(It can realize 2PSK signal modulation and has been simulated by Modelsim waveform.)
    2019-05-09 16:29:17下载
    积分:1
  • uart-for-fpga
    说明:  Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • phase_test
    VHDL,简易音频数字相位表的设计与实现 数字相位测量仪在工业领域中经常用到的一般测量工具,主要应用与同频率正弦信号间的相位差的测量显示。 本系统采用FPGA实现测量的核心部分,主要由数字鉴相、累加计数器、控制器以及寄存与显示译码电路组成。该系统硬件电路简单,整个系统采用硬件描述语言VHDL作为系统内部硬件结构的描述手段,在XILINX公司的ISE9.1的软件支持下完成。可以对20Hz~20kHz频率范围内的音频信号进行采样鉴相处理,并将数据传回FPGA进行相位差计数累加、测量运算,最后送显示译码电路显示,测相范围为 ,相位测量误差 < 。 经测试结果验证,本系统充分利用FPGA对数据的高速处理能力,是系统设计高效、可靠,处理速度快,稳定性高,易于实现。 (VHDL, simple audio digital phase Table Design and Implementation of the digital phase meter general measurement tools are often used in the industrial field, the measurement of the phase difference between the main application with the same frequency sinusoidal signal. The system uses the FPGA implementation of the core part of the measurement, mainly by the digital phase, cumulative counter, the decoding circuit of the controller as well as storage and display. The system hardware circuit is simple, and the entire system using hardware description language VHDL system means a description of the internal hardware structure, completed in the XILINX company ISE9.1 software support. The audio signal in the frequency range of 20Hz ~ 20kHz sampling KAM-phase process, and the data returned FPGA retardation counted accumulation measuring operation, and finally sent to the decoding circuit, the scope of the measurement phase, the phase measurement error < . The test results verify the full u)
    2012-09-24 10:11:57下载
    积分:1
  • yuqu
    蜂鸣器音乐演奏,有ppt说明,及实例工程文件。(Music buzzer, a ppt notes, and examples of engineering documents.)
    2020-12-27 20:09:02下载
    积分:1
  • FSM
    lap trinh FSM may trang thai
    2014-10-22 15:56:39下载
    积分:1
  • uart
    用veriolg 语言编写的串口通讯程序,通过FPGA控制串口的通讯。(a veriog program completed on FPGA to contrlo a uart to communicaton with a computer )
    2010-08-16 10:41:03下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • Roy dsd
    basic verilog code on siso, piso, sipo
    2020-06-25 18:40:01下载
    积分:1
  • Fpga_control
    FPGA做机器人舵机控制系统,verilog(FPGA to do the robot servo control system, verilog)
    2020-10-26 18:09:59下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载