-
OQPSK
说明： 这是一个关于dQPSK的Matlab程序
这是一个关于dQPSK的Matlab程序 (This is a dQPSK the Matlab program This is a dQPSK the Matlab program)
- 2010-04-21 12:46:25下载
- 积分：1
-
mp3codec
it is used to compile codec
- 2009-03-04 17:00:53下载
- 积分：1
-
系统设计
说明： 基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
- 2020-06-21 02:20:01下载
- 积分：1
-
chuankou
本实验为UART回环实例，实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx，以及时钟产生模块clk＿div。uart＿rx将收到的包解析出8位的数据，再传送给 uart_tx发出，形成回环。参考时钟频率为100MHz，波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
- 2020-06-24 01:40:02下载
- 积分：1
-
3-8译码器地简单实现，采用QUARTUSii5.0环境编译-3-8 decoder to realize a simple, using the compiler QUARTUSii5.0 environment
- 2022-12-08 07:30:03下载
- 积分：1
-
8051core
8051core-Verilog FPGA的51单片机内核源代码!
-8051core-Verilog FPGA 51 Singlechip kernel source code!
- 2023-02-06 02:20:03下载
- 积分：1
-
AD_100k
ADC Reference code!Clock 100kHz
- 2020-06-24 10:40:02下载
- 积分：1
-
基于VHDL语言的并串转换程序，有四位的并行输出转换为串行输出...
基于VHDL语言的并串转换程序，有四位的并行输出转换为串行输出-Based on the VHDL language and string conversion process, there are four parallel output is converted to serial output
- 2023-03-31 21:30:04下载
- 积分：1
-
quartus2tutorial
说明： 自己收集的quartus2 教程以及vhdl语言教程，和如何在quartus中使用modism仿真 ，希望对大家有用(Tutorial quartus2 own collection, as well as language tutorials vhdl and quartus how to use modism, useful for all of us hope)
- 2009-07-27 09:09:22下载
- 积分：1
-
LDPC码的编码和解码过程。有testbentch。
ldpc编解码程序。有testbentch。-ldpc encoding and decoding process. There testbentch.
- 2022-03-12 16:50:03下载
- 积分：1
