-
password
verilog代码实现的数字密码锁。通过4个并行的10位移位寄存器，分别记录在时钟上升沿时A,B,C,D的输入情况，比如某上升沿输入A，相应时刻A对应的移位寄存器输入1，其他三个移位寄存器输入都为0.另外4个并行的10位寄存器记录密码。这样，密码锁不仅可以识别字符数量，还可以判断出字符的输入次序。(verilog code of digital lock. By four parallel 10-bit shift register, respectively, recorded in the clock rising edge A, B, C, D of inputs, such as a rising edge of input A, the corresponding moments A 1 corresponding to the input shift register, the other three shift bit register inputs are 0. another four parallel 10-bit registers record the password. This lock can not only identify the number of characters, you can also determine the character of the input sequence.)
- 2011-10-18 21:45:45下载
- 积分：1
-
crc16_8
modbus通讯必须的校验码生成器，可以直接使用(modbus crc16/8 free use)
- 2020-10-22 10:47:23下载
- 积分：1
-
fpga驱动单个灯构成的点阵的程序
程序设置了fpga 的 5x5点阵驱动程序，代码相对比较简洁，这个程序可以作为fpga输出控制，驱动稳压芯片工作，进而点灯
- 2022-05-18 13:42:56下载
- 积分：1
-
dds digital shift Signal Generator, full
dds数字移相信号发生器,功能齐全通过验证-dds digital shift Signal Generator, full-featured validated
- 2022-08-15 06:38:32下载
- 积分：1
-
Traffic_RYG
说明： 交通灯的控制，分主干道和从路交通灯，主路优先，正常情况下，绿灯60s，红灯30S，黄灯5S(Traffic light control)
- 2020-06-21 06:40:02下载
- 积分：1
-
utmi
介绍USB PHY接口中的UTMI接口，
对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface.
It is helpful for programming USB interface with Verilog.)
- 2021-03-17 21:39:21下载
- 积分：1
-
cycloneII Quartus verilog to develop a simple sequential circuit
cycloneII Quartus verilog开发的简单时序电路-cycloneII Quartus verilog to develop a simple sequential circuit
- 2022-03-01 09:19:56下载
- 积分：1
-
AskPsk
说明： ask psk 编码调制的vhdl 实现(ask psk coded modulation to achieve the VHDL)
- 2005-11-26 09:14:32下载
- 积分：1
-
UART_FPGA
此vhdl程序实现了在FPGA上构建UART通信串口。分为两部分，UART的发送端transfer和接收端receiver。需要外部根据需求提供波特率时钟。(This program implements the building vhdl UART serial interface on the FPGA. Divided into two parts, UART transfer sender and receiver receiver. Required to provide the baud clock external demand.)
- 2015-03-04 11:02:17下载
- 积分：1
-
With VHDL Design and Implementation of the multi
用vhdl设计实现的多功能电子钟，可有日历，闹钟，修改等多种功能-With VHDL Design and Implementation of the multi-functional electronic bell, can have a calendar, alarm clock, to amend a variety of functions such as
- 2022-03-11 03:55:41下载
- 积分：1
