登录
首页 » VHDL » 在altera DE2 的开发板上采集图像,到lcd显示的原程序 。

在altera DE2 的开发板上采集图像,到lcd显示的原程序 。

于 2022-06-20 发布 文件大小:3.28 MB
0 94
下载积分: 2 下载次数: 1

代码说明:

在altera DE2 的开发板上采集图像,到lcd显示的原程序 。-In altera DE2 development board collecting images, lcd display to the original procedure.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • vga
    利用FPGA控制VGA显示器显示字符汉字的程序,里面有注释。(VGA display with FPGA control procedures Kanji characters, there are comments.)
    2013-11-25 11:59:13下载
    积分:1
  • FPGA的I2S接收模块 audio_in_buff
    说明:  用于FPGA的I2S接收模块,仅供学习和参考(audio-i2s receive.use fpga.)
    2019-04-21 12:11:23下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • newdecode
    密码锁,大学数字eda课程顺序锁的源代码,有2位或者4位的顺序锁,可以在fpga或者cpld上实现 (Password lock, digital eda course the order of the source code of the locks, the order of two or four locks, and can be implemented on the fpga or cpld)
    2012-03-09 00:04:57下载
    积分:1
  • 256 点 FFT 实现的设计与实现
    实施256点,
    2023-04-02 01:20:04下载
    积分:1
  • cordic
    verilog编写的数字信号发生器NCO用CORDIC方法实现产生sin cos信号,流水线结构,简单实用。(verilog prepared by the digital signal generator NCO using CORDIC method implementation generate sin cos signal, pipelined architecture, simple and practical。)
    2021-04-09 11:38:59下载
    积分:1
  • AD9117芯片配置程序
    说明:  实现AD9117芯片的配置功能,这是一款DAC芯片(Realize the configuration function of ad9117 chip, which is a DAC chip)
    2020-07-07 16:58:58下载
    积分:1
  • SPI接口VHDL代码,内有说明,很详细.
    SPI接口VHDL代码,内有说明,很详细.-SPI interface VHDL code, which has made it clear that, in great detail.
    2022-03-31 21:18:26下载
    积分:1
  • 嵌入式应用开发技术白金手册源代码 嵌入式应用开发技术白金手源代码...
    嵌入式应用开发技术白金手册源代码 嵌入式应用开发技术白金手源代码-this is a vhdf code
    2022-04-28 14:40:01下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载