登录
首页 » VHDL » 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

于 2022-06-20 发布 文件大小:5.88 kB
0 127
下载积分: 2 下载次数: 2

代码说明:

FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fir_vivado
    此压缩包里面有基于vivado平台的工程,包括了正弦信号的产生,还有fir滤波器的设计以及fft算法的设计实现(in this package,there are three projects of the generation of the signal of sin and the design of fir filter and the ari)
    2016-09-18 15:00:22下载
    积分:1
  • 13.3_Tracing
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动跟踪(System Generator based image processing engineering, multimedia processing on FPGA source, video-based motion tracking)
    2020-11-04 17:39:51下载
    积分:1
  • decoder_38
    这是基于Quartus2 开发环境和verilog hdl语言写的38译码器(This is based development environment and Quartus2 verilog hdl language used to write decoder 38)
    2013-08-04 09:53:07下载
    积分:1
  • 四种常用FPGA设计技巧,包括乒乓结构等。
    四种常用FPGA设计技巧,包括乒乓结构等。-Four kinds of commonly used FPGA design skills, including ping-pong structure.
    2022-05-19 22:16:35下载
    积分:1
  • VHDL source code of the 100 cases, including the addition, subtraction, storage,...
    VHDL的源码100例,包括加法、减法、存储、触发等,是初学者、开发人员的必备手册-VHDL source code of the 100 cases, including the addition, subtraction, storage, trigger and so on, is for beginners, developers must Manual
    2022-06-28 13:10:26下载
    积分:1
  • spi
    该程序是一个可完成订制化的SPI双向总线接口,时钟相位、极性,以及分频比全部可通过寄存器进行配置,已经在ISE下通过综合,占用资源少,强烈推荐 (The program is a complete custom of SPI bidirectional bus interface, clock phase, polarity, and the divider ratio can all be configured through the register, has been in the ISE through an integrated, small footprint, it is strongly recommended)
    2013-07-02 14:07:16下载
    积分:1
  • vhdl按键检测
    基于vhdl的按键检测程序。可以有效消除抖动(vhdl key dectect program)
    2018-02-26 23:48:35下载
    积分:1
  • 软I2C
    i2c硬件程序,字节读、字节写,在modelsim6.0通过编译-the soft for i2c
    2022-09-15 23:15:03下载
    积分:1
  • FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
    FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document
    2022-05-04 23:56:16下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载