登录
首页 » VHDL » 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…

于 2022-06-20 发布 文件大小:5.88 kB
0 84
下载积分: 2 下载次数: 2

代码说明:

FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • shengyinchuli
    通过matlab对于声音进行处理,实现FFT,均值,方差,中值滤波,自相关分析,白噪声等处理(Matlab sound processing, FFT, mean, variance, median filtering, autocorrelation analysis, white noise and processing)
    2021-03-01 22:29:34下载
    积分:1
  • lut_multiplier
    使用verliog设计实现LUT查找表乘法器,通过modelsim仿真验证通过(Designed and implemented using the LUT lookup table verliog multipliers, through simulation by modelsim)
    2021-04-09 10:18:59下载
    积分:1
  • 本文介绍了一个使用 VHDL 描述计数器的设计、综合、仿真的全过程,作为我这一段 时间自学 FPGA/CPLD 的总结,如果有什么不正确的地方,敬请各位不幸...
    本文介绍了一个使用 VHDL 描述计数器的设计、综合、仿真的全过程,作为我这一段 时间自学 FPGA/CPLD 的总结,如果有什么不正确的地方,敬请各位不幸看到这篇文章的 大侠们指正,在此表示感谢。当然,这是一个非常简单的时序逻辑电路实例,主要是详细 描述了一些软件的使用方法。文章中涉及的软件有Synplicity 公司出品的Synplify Pro 7.7.1; Altera 公司出品的 Quartus II 4.2;Mentor Graphics 公司出品的 ModelSim SE 6.0。 -This article describes a VHDL description of the use of counter design, synthesis, simulation of the entire process, this time as my self-FPGA/CPLD summary, if what has not the right place, please see this article that, unfortunately, the heroes They correct me, wish to express my gratitude. Of course, this is a very simple example of sequential logic circuit is mainly a detailed description of a number of software usage. Article involved in the software company has produced Synplicity
    2022-02-28 11:38:34下载
    积分:1
  • VGA显示接口的verilog控制程序。VGA显示驱动控制
    VGA显示接口的verilog控制程序。用于VGA显示器的控制驱动-VGA display interface Verilog control procedures. Control for VGA display driver
    2022-04-10 10:17:35下载
    积分:1
  • VHDL实现的超前进位加法器
    VHDL实现的超前进位加法器-the VHDL-ahead Adder
    2022-02-26 07:08:05下载
    积分:1
  • Decodificador
    System Verilog decodificator. Enters a value(binary), drops hundreds, tens and units in BCD
    2013-05-15 02:11:45下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • DS18B20的FPGA实现
    基于FPGA的 温度传感器 DS18B20接口设计-FPGA DS18B20
    2022-12-27 18:10:03下载
    积分:1
  • VHDL的四选一选择器
    VHDL的四选一选择器-VHDL four elected a selector
    2022-03-04 19:05:14下载
    积分:1
  • 一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。...
    一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。-FPGA-based digital stopwatch system design, the smallest unit is a digital dial indicator. Binary using the metric system.
    2023-06-07 08:05:03下载
    积分:1
  • 696518资源总数
  • 104935会员总数
  • 2今日下载